


# M58LT256JST M58LT256JSB

256 Mbit (16 Mb × 16, multiple bank, multilevel, burst) 1.8 V supply, secure Flash memories

#### **Features**

- Supply voltage
  - V<sub>DD</sub> = 1.7 V to 2.0 V for program, erase and read
  - V<sub>DDO</sub> = 2.7 V to 3.6 V for I/O buffers
  - V<sub>PP</sub> = 9 V for fast program
- Synchronous/asynchronous read
  - Synchronous burst read mode: 52 MHz
  - Random access: 85 ns
  - Asynchronous page read mode
- Synchronous burst read suspend
- Programming time
  - 5 µs typical word program time using Buffer Enhanced Factory Program command
- Memory organization
  - Multiple bank memory array: 16 Mbit banks
  - Parameter blocks (top or bottom location)
- Dual operations
  - Program/erase in one bank while read in others
  - No delay between read and write operations
- Block protection
  - All blocks protected at power-up
  - Any combination of blocks can be protected with zero latency
  - Absolute write protection with V<sub>PP</sub> = V<sub>SS</sub>
- Security
  - Software security features
  - 64 bit unique device number
  - 2112 bit user programmable OTP Cells
- CFI (common Flash interface)
- 100 000 program/erase cycles per block



■ Electronic signature

Manufacturer code: 20h

Top device codes:
 M58LT256JST: 885Eh

 Bottom device codes M58LT256JSB: 885Fh

■ TBGA64 package

- ECOPACK® compliant

# **Contents**

1	Desci	ription	. 8
2	Signa	Il descriptions	13
	2.1	Address inputs (A0-A23)	13
	2.2	Data input/output (DQ0-DQ15)	13
	2.3	Chip Enable (E)	13
	2.4	Output Enable (G)	13
	2.5	Write Enable (W)	13
	2.6	Reset (RP)	13
	2.7	Latch Enable ( $\overline{L}$ )	14
	2.8	Clock (K)	14
	2.9	Wait (WAIT)	14
	2.10	V <sub>DD</sub> supply voltage	14
	2.11	V <sub>DDQ</sub> supply voltage	14
	2.12	V <sub>PP</sub> program supply voltage	14
	2.13	V <sub>SS</sub> ground	15
	2.14	V <sub>SSQ</sub> ground	15
3	Bus o	pperations	16
	3.1	Bus read	16
	3.2	Bus write	16
	3.3	Address latch	16
	3.4	Output disable	16
	3.5	Standby	17
	3.6	Reset	17
4	Comr	nand interface	18
	4.1	Read Array command	19
	4.2	Read Status Register command	19
	4.3	Read Electronic Signature command	20
	4.4	Read CFI Query command	20
	4.5	Clear Status Register command	21

4.6	Block Erase command 2	21
4.7	The Blank Check command	22
4.8	Program command	23
4.9	Buffer Program command	24
4.10	Buffer Enhanced Factory Program command	25
	4.10.1 Setup phase	25
	4.10.2 Program and verify phase	
	4.10.3 Exit phase	26
4.11	Program/Erase Suspend command	27
4.12	Program/Erase Resume command	28
4.13	Protection Register Program command	28
4.14	Set Configuration Register command	29
4.15	Block Protect command	29
4.16	Block Unprotect command	<u>2</u> 9
Status	s Register	4
5.1	Program/Erase Controller status bit (SR7)	34
5.2	Erase suspend status bit (SR6) 3	34
5.3	Erase/blank check status bit (SR5)	35
5.4	Program status bit (SR4) 3	35
5.5	V <sub>PP</sub> status bit (SR3) 3	35
5.6	Program suspend status bit (SR2) 3	36
5.7	Block protection status bit (SR1)	36
5.8	Bank write/multiple word program status bit (SR0) 3	36
Confi	guration Register 3	8
6.1	Read select bit (CR15)	38
6.2	X latency bits (CR13-CR11)	38
6.3	Wait polarity bit (CR10) 3	39
6.4	Data output configuration bit (CR9)	39
6.5	Wait configuration bit (CR8)	39
6.6	Burst type bit (CR7)	39
6.7	Valid clock edge bit (CR6)	łO
6.8	Wrap burst bit (CR3)	10
	4.7 4.8 4.9 4.10  4.11 4.12 4.13 4.14 4.15 4.16  Status 5.1 5.2 5.3 5.4 5.5 5.6 5.7 5.8  Config 6.1 6.2 6.3 6.4 6.5 6.6 6.7	4.7       The Blank Check command       2         4.8       Program command       2         4.9       Buffer Program command       2         4.10       Buffer Enhanced Factory Program command       2         4.10.1       Setup phase       2         4.10.2       Program and verify phase       2         4.10.3       Exit phase       2         4.11       Program/Erase Suspend command       2         4.12       Program/Erase Resume command       2         4.13       Protection Register Program command       2         4.14       Set Configuration Register command       2         4.15       Block Protect command       2         4.16       Block Unprotect command       2         5.1       Program/Erase Controller status bit (SR7)       3         5.2       Erase suspend status bit (SR6)       3         5.3       Erase/blank check status bit (SR5)       3         5.4       Program status bit (SR3)       3         5.5       V <sub>PP</sub> status bit (SR3)       3         5.6       Program suspend status bit (SR2)       3         5.7       Block protection status bit (SR1)       3         5.8       Bank write/multiple word progr

	6.9	Burst length bits (CR2-CR0)	40
7	Rea	ad modes	44
	7.1	Asynchronous read mode	44
	7.2	Synchronous burst read mode	45
		7.2.1 Synchronous burst read suspend	45
	7.3	Single synchronous read mode	46
8	Dua	al operations and multiple bank architecture	47
9	Blo	ck protection	50
	9.1	Reading a block's protection status	50
	9.2	Protected state	50
	9.3	Unprotected state	50
	9.4	Protection operations during erase suspend	51
10	Pro	gram and erase times and endurance cycles	52
11	Max	ximum ratings	53
12	DC	and AC parameters	54
13	Pac	kage mechanical	70
14	Par	t numbering	72
Appendix	Α	Block address tables	73
Appendix	В	Common Flash interface	78
Appendix	C	Flowcharts and pseudocodes	89
Appendix	D	Command interface state tables	98
15	Rev	vision history	07

# List of tables

Table 1.	Signal names	. 10
Table 2.	Bank architecture	. 12
Table 3.	Bus operations	
Table 4.	Command codes	
Table 5.	Standard commands	. 30
Table 6.	Factory commands	. 31
Table 7.	Electronic signature codes	. 31
Table 8.	Protection Register locks	. 33
Table 9.	Status Register bits	. 37
Table 10.	X latency settings	. 38
Table 11.	Configuration Register	. 41
Table 12.	Burst type definition	. 42
Table 13.	Dual operations allowed in other banks	. 48
Table 14.	Dual operations allowed in same bank	. 48
Table 15.	Dual operation limitations	. 49
Table 16.	Program/erase times and endurance cycles	. 52
Table 17.	Absolute maximum ratings	. 53
Table 18.	Operating and AC measurement conditions	. 54
Table 19.	Capacitance	. 55
Table 20.	DC characteristics - currents	. 56
Table 21.	DC characteristics - voltages	. 57
Table 22.	Asynchronous read AC characteristics	. 60
Table 23.	Synchronous read AC characteristics	
Table 24.	Write AC characteristics, Write Enable controlled	. 66
Table 25.	Write AC characteristics, Chip Enable controlled	. 68
Table 26.	Reset and power-up AC characteristics	
Table 27.	TBGA64 10 x 13 mm - 8 x 8 active ball array, 1 mm pitch, package	
	mechanical data	. 71
Table 28.	Ordering information scheme	. 72
Table 29.	M58LT256JST - parameter bank block addresses	. 74
Table 30.	M58LT256JST - main bank base addresses	. 75
Table 31.	M58LT256JST - block addresses in main banks	. 75
Table 32.	M58LT256JSB - parameter bank block addresses	. 76
Table 33.	M58LT256JSB - main bank base addresses	. 77
Table 34.	M58LT256JSB - block addresses in main banks	. 77
Table 35.	Query structure overview	. 78
Table 36.	CFI query identification string	
Table 37.	CFI query system interface information	
Table 38.	Device geometry definition	
Table 39.	Primary algorithm-specific extended query table	
Table 40.	Protection register information	
Table 41.	Burst read information	
Table 42.	Bank and erase block region information	
Table 43.	Bank and erase block region 1 information	
Table 44.	Bank and erase block region 2 information	
Table 45.	Command interface states - modify table, next state	
Table 46.	Command Interface states - modify table, next output state	
Table 47.	Command interface states - lock table, next state	

5/

	_	_			
Li	iet	Λf	ta	hl	es

### M58LT256JST, M58LT256JSB

Table 48.	Command interface states - lock table, next output state .	
Table 49.	Document revision history	

# List of figures

Figure 1.	Logic diagram	. 9
Figure 2.	TBGA64 package connections (top view through package)	11
Figure 3.	Memory map	
Figure 4.	Protection Register memory map	32
Figure 5.	X latency and data output configuration example	43
Figure 6.	Wait configuration example	43
Figure 7.	AC measurement I/O waveform	54
Figure 8.	AC measurement load circuit	55
Figure 9.	Asynchronous random access read AC waveforms	58
Figure 10.	Asynchronous page read AC waveforms	59
Figure 11.	Synchronous burst read AC waveforms	61
Figure 12.	Single synchronous read AC waveforms	62
Figure 13.	Synchronous burst read suspend AC waveforms	63
Figure 14.	Clock input AC waveform	64
Figure 15.	Write AC waveforms, Write Enable controlled	65
Figure 16.	Write AC waveforms, Chip Enable controlled	67
Figure 17.	Reset and power-up AC waveforms	69
Figure 18.	TBGA64 10 x 13 mm - 8 x 8 active ball array, 1 mm pitch, bottom view	
	package outline	
Figure 19.	Program flowchart and pseudocode	89
Figure 20.	Blank check flowchart and pseudocode	
Figure 21.	Buffer program flowchart and pseudocode	
Figure 22.	Program suspend and resume flowchart and pseudocode	
Figure 23.	Block erase flowchart and pseudocode	93
Figure 24.	Erase suspend and resume flowchart and pseudocode	
Figure 25.	Protect/unprotect operation flowchart and pseudocode	
Figure 26.	Protection Register program flowchart and pseudocode	
Figure 27.	Buffer enhanced factory program flowchart and pseudocode	97

### 1 Description

The M58LT256JST/B are 256 Mbit (16 Mbit x 16) non-volatile secure Flash memories. They may be erased electrically at block level and programmed in-system on a word-by-word basis using a 1.7 V to 2.0 V  $V_{DD}$  supply for the circuitry and a 2.7 V to 3.6 V  $V_{DDQ}$  supply for the input/output pins. An optional 9 V  $V_{PP}$  power supply is provided to speed up factory programming.

The devices feature an asymmetrical block architecture. The M58LT256JST/B have an array of 259 blocks, and are divided into 16 Mbit banks. There are 15 banks each containing 16 main blocks of 64 Kwords, and one parameter bank containing 4 parameter blocks of 16 KWords and 15 main blocks of 64 KWords.

The multiple bank architecture allows dual operations. While programming or erasing in one bank, read operations are possible in other banks. Only one bank at a time is allowed to be in program or erase mode. It is possible to perform burst reads that cross bank boundaries. The bank architecture is summarized in *Table 2*, and the memory map is shown in *Figure 3*. The parameter blocks are located at the top of the memory address space for the M58LT256JST, and at the bottom for the M58LT256JSB.

Each block can be erased separately. Erase can be suspended to perform a program or read operation in any other block, and then resumed. Program can be suspended to read data at any memory location except for the one being programmed, and then resumed. Each block can be programmed and erased over 100 000 cycles using the supply voltage  $V_{DD}$ . There is a buffer enhanced factory programming command available to speed up programming.

Program and erase commands are written to the command interface of the memory. An internal Program/Erase Controller manages the timings necessary for program and erase operations. The end of a program or erase operation can be detected and any error conditions identified in the Status Register. The command set required to control the memory is consistent with JEDEC standards.

The device supports synchronous burst read and asynchronous read from all blocks of the memory array. At power-up the device is configured for asynchronous read. In synchronous burst read mode, data is output on each clock cycle at frequencies of up to 52 MHz. The synchronous burst read operation can be suspended and resumed.

The device features an automatic standby mode. When the bus is inactive during asynchronous read operations, the device automatically switches to the automatic standby mode. In this condition the power consumption is reduced to the standby value and the outputs are still driven.

The M58LT256JST/B features an instant, individual block protection scheme that allows any block to be protected or unprotected with no latency, enabling instant code and data protection. They can be protected individually preventing any accidental programming or erasure. There is an additional hardware protection against program and erase. When  $V_{PP} \leq V_{PPLK}$  all blocks are protected against program or erase. All blocks are protected at power-up.

The device includes 17 Protection Registers and 2 Protection Register locks, one for the first Protection Register and the other for the 16 OTP (one-time-programmable) Protection Registers of 128 bits each. The first Protection Register is divided into two segments: a 64 bit segment containing a unique device number written by ST, and a 64 bit segment OTP by the user. The user programmable segment can be permanently protected. *Figure 4*, shows the Protection Register Memory map.

The M58LT256JST/B also has a full set of software security features that are not described in this datasheet, but are documented in a dedicated application note. For further information please contact STMicroelectronics.

The M58LT256JST/B are offered in a TBGA64,  $10 \times 13$  mm, 1 mm pitch package, and are supplied with all the bits erased (set to '1').

Figure 1. Logic diagram




Table 1. Signal names

Signal name	Function	Direction
A0-A23	Address inputs	Inputs
DQ0-DQ15	Data input/outputs, command inputs	I/O
Ē	Chip Enable	Input
G	Output Enable	Input
W	Write Enable	Input
RP	Reset	Input
К	Clock	Input
Ī	Latch Enable	Input
WAIT	Wait	Output
$V_{DD}$	Supply voltage	
$V_{DDQ}$	Supply voltage for input/output buffers	
V <sub>PP</sub>	Optional supply voltage for Fast Program & Erase	
V <sub>SS</sub>	Ground	
V <sub>SSQ</sub>	Ground input/output supply	
NC	Not connected internally	
DU	Do not use	


TBGA64 package connections (top view through package) Figure 2. 1 2 3 5 6 7 8 Α E , NC В A18 С RP NC NC D Ε DQ9 DQ3 DQ4 NC DQ15 NC ; F DQ12 ( NC ( DQ2 ) , DQ5 DQ6  $V_{\text{DDQ}}$ G DQ13 Н V<sub>DD</sub> ; Vssq. Vss.

AI13414

Table 2. **Bank architecture** 

Number Bank size		Parameter blocks	Main blocks
Parameter bank	16 Mbits	4 blocks of 16 KWords	15 blocks of 64 KWords
Bank 1	16 Mbits	-	16 blocks of 64 KWords
Bank 2	16 Mbits	-	16 blocks of 64 KWords
Bank 3	16 Mbits	-	16 blocks of 64 KWords
Bank 14	16 Mbits	-	16 blocks of 64 KWords
Bank 15	16 Mbits	-	16 blocks of 64 KWords

Figure 3. **Memory map** 



### 2 Signal descriptions

See Figure 1: Logic diagram and Table 1: Signal names for a brief overview of the signals connected to this device.

### 2.1 Address inputs (A0-A23)

The address inputs select the cells in the memory array to access during bus read operations. During bus write operations they control the commands sent to the command interface of the Program/Erase Controller.

#### 2.2 Data input/output (DQ0-DQ15)

The data I/O output the data stored at the selected address during a bus read operation or input a command or the data to be programmed during a bus write operation.

# 2.3 Chip Enable ( $\overline{E}$ )

The Chip Enable input activates the memory control logic, input buffers, decoders and sense amplifiers. When Chip Enable is at  $V_{IL}$  and Reset is at  $V_{IH}$  the device is in active mode. When Chip Enable is at  $V_{IH}$  the memory is deselected, the outputs are high impedance and the power consumption is reduced to the standby level.

# 2.4 Output Enable ( $\overline{G}$ )

The Output Enable input controls data outputs during the bus read operation of the memory.

# 2.5 Write Enable ( $\overline{W}$ )

The Write Enable input controls the bus write operation of the memory's command interface. The data and address inputs are latched on the rising edge of Chip Enable or Write Enable, whichever occurs first.

# 2.6 Reset (RP)

The Reset input provides a hardware reset of the memory. When Reset is at  $V_{IL}$ , the memory is in reset mode: the outputs are high impedance and the current consumption is reduced to the Reset supply current  $I_{DD2}$ . Refer to *Table 20: DC characteristics - currents* for the value of  $I_{DD2}$ . After Reset all blocks are in the protected state and the Configuration Register is reset. When Reset is at  $V_{IH}$ , the device is in normal operation. Upon exiting reset mode the device enters asynchronous read mode, however, a negative transition of Chip Enable or Latch Enable is required to ensure valid data outputs.

### 2.7 Latch Enable ( $\overline{L}$ )

Latch Enable latches the address bits on its rising edge. The address latch is transparent when Latch Enable is at  $V_{IL}$  and it is inhibited when Latch Enable is at  $V_{IH}$ .

#### 2.8 Clock (K)

The clock input synchronizes the memory to the microcontroller during synchronous read operations; the address is latched on a Clock edge (rising or falling, according to the configuration settings) when Latch Enable is at  $V_{\rm IL}$ . Clock is ignored during asynchronous read and in write operations.

#### 2.9 Wait (WAIT)

Wait is an output signal used during synchronous read to indicate whether the data on the output bus are valid. This output is high impedance when Chip Enable is at  $V_{IH}$ , Output Enable is at  $V_{IH}$  or Reset is at  $V_{IL}$ . It can be configured to be active during the wait cycle or one clock cycle in advance.

### 2.10 V<sub>DD</sub> supply voltage

V<sub>DD</sub> provides the power supply to the internal core of the memory device. It is the main power supply for all operations (read, program and erase).

### 2.11 V<sub>DDQ</sub> supply voltage

 $V_{DDQ}$  provides the power supply to the I/O pins and enables all outputs to be powered independently from  $V_{DD}$ .

# 2.12 V<sub>PP</sub> program supply voltage

 $V_{\text{PP}}$  is both a control input and a power supply pin. The two functions are selected by the voltage range applied to the pin.

If  $V_{PP}$  is kept in a low voltage range (0 V to  $V_{DDQ}$ )  $V_{PP}$  is seen as a control input. In this case a voltage lower than  $V_{PPLK}$  gives absolute protection against program or erase, while  $V_{PP}$  in the  $V_{PP1}$  range enables these functions (see Tables 20 and 21, DC Characteristics for the relevant values).  $V_{PP}$  is only sampled at the beginning of a program or erase; a change in its value after the operation has started does not have any effect and program or erase operations continue.

If  $V_{PP}$  is in the range of  $V_{PPH}$  it acts as a power supply pin. In this condition  $V_{PP}$  must be stable until the program/erase algorithm is completed.

# 2.13 V<sub>SS</sub> ground

V<sub>SS</sub> ground is the reference for the core supply. It must be connected to the system ground.

### 2.14 V<sub>SSQ</sub> ground

 $\rm V_{SSQ}$  ground is the reference for the input/output circuitry driven by  $\rm V_{DDQ}.~V_{SSQ}$  must be connected to  $\rm V_{SS}$ 

Note:

Each device in a system should have  $V_{DD}$   $V_{DDQ}$  and  $V_{PP}$  decoupled with a 0.1  $\mu$ F ceramic capacitor close to the pin (high-frequency, inherently-low inductance capacitors should be as close as possible to the package). See Figure 8: AC measurement load circuit. The PCB track widths should be sufficient to carry the required  $V_{PP}$  program and erase currents.

### 3 Bus operations

There are six standard bus operations that control the device. These are bus read, bus write, address latch, output disable, standby and reset. See *Table 3: Bus operations* for a summary.

Typically glitches of less than 5 ns on Chip Enable or Write Enable are ignored by the memory and do not affect bus write operations.

#### 3.1 Bus read

Bus read operations output the contents of the memory array, the electronic signature, the Status Register and the common Flash interface. Both Chip Enable and Output Enable must be at V<sub>IL</sub> to perform a read operation. The Chip Enable input should be used to enable the device. Output Enable should be used to gate data onto the output. The data read depends on the previous command written to the memory (see Section 4: Command interface). See Figures 9, 10 and 11 Read AC waveforms, and Tables 22 and 23 Read AC characteristics for details of when the output becomes valid.

#### 3.2 Bus write

Bus write operations write commands to the memory or latch input data to be programmed. A bus write operation is initiated when Chip Enable and Write Enable are at  $V_{IL}$  with Output Enable at  $V_{IH}$ . Commands, input data and addresses are latched on the rising edge of Write Enable or Chip Enable, whichever occurs first. The addresses must be latched prior to the write operation by toggling Latch Enable (when Chip Enable is at  $V_{IL}$ ). The Latch Enable must be tied to  $V_{IH}$  during the bus write operation.

See Figures 15 and 16, Write AC waveforms, and Tables 24 and 25, Write AC characteristics for details of the timing requirements.

#### 3.3 Address latch

Address latch operations input valid addresses. Both Chip enable and Latch Enable must be at  $V_{\rm IL}$  during address latch operations. The addresses are latched on the rising edge of Latch Enable.

### 3.4 Output disable

The outputs are high impedance when the Output Enable is at V<sub>IH</sub>.

#### 3.5 Standby

Standby disables most of the internal circuitry allowing a substantial reduction of the current consumption. The memory is in standby when Chip Enable and Reset are at  $V_{IH}$ . The power consumption is reduced to the standby level  $I_{DD3}$  and the outputs are set to high impedance, independently from the Output Enable or Write Enable inputs. If Chip Enable switches to  $V_{IH}$  during a program or erase operation, the device enters standby mode when finished.

#### 3.6 Reset

During reset mode the memory is deselected and the outputs are high impedance. The memory is in reset mode when Reset is at  $V_{IL}$ . The power consumption is reduced to the reset level, independently from the Chip Enable, Output Enable or Write Enable inputs. If Reset is pulled to  $V_{SS}$  during a program or erase, this operation is aborted and the memory content is no longer valid.

Table 3. Bus operations<sup>(1)</sup>

Operation	Ē	G	W	Ī	RP	WAIT <sup>(2)</sup>	DQ15-DQ0
Bus read	$V_{IL}$	$V_{IL}$	V <sub>IH</sub>	V <sub>IL</sub> (3)	$V_{IH}$		Data output
Bus write	$V_{IL}$	V <sub>IH</sub>	$V_{IL}$	V <sub>IL</sub> <sup>(3)</sup>	$V_{IH}$		Data input
Address latch	V <sub>IL</sub>	Х	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>		Data output or Hi-Z <sup>(4)</sup>
Output disable	$V_{IL}$	V <sub>IH</sub>	V <sub>IH</sub>	Х	$V_{IH}$	Hi-Z	Hi-Z
Standby	$V_{IH}$	Х	Х	Х	$V_{IH}$	Hi-Z	Hi-Z
Reset	Х	Х	Х	Х	V <sub>IL</sub>	Hi-Z	Hi-Z

- 1. X = 'don't care'.
- 2. WAIT signal polarity is configured using the Set Configuration Register command.
- 3.  $\overline{L}$  can be tied to  $V_{IH}$  if the valid address has been previously latched.
- 4. Depends on  $\overline{G}$ .

### 4 Command interface

All bus write operations to the memory are interpreted by the command interface. Commands consist of one or more sequential bus write operations. An internal Program/Erase Controller manages all timings and verifies the correct execution of the program and erase commands. The Program/Erase Controller provides a Status Register whose output may be read at any time to monitor the progress or the result of the operation.

The command interface is reset to read mode when power is first applied, when exiting from reset or whenever  $V_{DD}$  is lower than  $V_{LKO}$ . Command sequences must be followed exactly. Any invalid combination of commands are ignored.

Refer to Table 4: Command codes, Table 5: Standard commands, Table 6: Factory commands and Appendix D: Command interface state tables for a summary of the Command Interface.

Table 4. Command codes

Hex code	Command
01h	Block Protect Confirm
03h	Set Configuration Register Confirm
10h	Alternative Program Setup
20h	Block Erase Setup
40h	Program Setup
50h	Clear Status Register
60h	Block Protect Setup, Block Unprotect Setup and Set Configuration Register Setup
70h	Read Status Register
80h	Buffer Enhanced Factory Program Setup
90h	Read Electronic Signature
98h	Read CFI Query
B0h	Program/Erase Suspend
BCh	Blank Check Setup
C0h	Protection Register Program
CBh	Blank Check Confirm
D0h	Program/Erase Resume, Block Erase Confirm, Block Unprotect Confirm, Buffer Program or Buffer Enhanced Factory Program Confirm
E8h	Buffer Program
FFh	Read Array

#### 4.1 Read Array command

The Read Array command returns the addressed bank to read array mode.

One bus write cycle is required to issue the Read Array command. Once a bank is in read array mode, subsequent read operations output the data from the memory array.

A Read Array command can be issued to any banks while programming or erasing in another bank.

If the Read Array command is issued to a bank currently executing a program or erase operation, the bank returns to read array mode. The program or erase operation continues, however, the data output from the bank is not guaranteed until the program or erase operation has finished. The read modes of other banks are not affected.

### 4.2 Read Status Register command

The device contains a Status Register that is used to monitor program or erase operations.

The Read Status Register command is used to read the contents of the Status Register for the addressed bank.

One bus write cycle is required to issue the Read Status Register command. Once a bank is in Read Status Register mode, subsequent read operations output the contents of the Status Register.

The Status Register data is latched on the falling edge of the Chip Enable or Output Enable signals. Either Chip Enable or Output Enable must be toggled to update the Status Register data.

The Read Status Register command can be issued at any time, even during program or erase operations. The Read Status Register command only changes the read mode of the addressed bank. The read modes of other banks are not affected. Only asynchronous read and single synchronous read operations should be used to read the Status Register. A Read Array command is required to return the bank to read array mode.

See *Table 9* for the description of the Status Register bits.

#### 4.3 Read Electronic Signature command

The Read Electronic Signature command reads the manufacturer and device codes, the Protection Status of the addressed bank, the Protection Register, and the Configuration Register.

One bus write cycle is required to issue the Read Electronic Signature command. Once a bank is in read electronic signature mode, subsequent read operations in the same bank outputs the manufacturer code, the device code, the protection status of the addressed bank, the Protection Register, or the Configuration Register (see *Table 8*).

The Read Electronic Signature command can be issued at any time, even during program or erase operations, except during Protection Register program operations. Dual operations between the parameter bank and the electronic signature location are not allowed (see *Table 15: Dual operation limitations* for details).

If a Read Electronic Signature command is issued to a bank that is executing a program or erase operation, the bank goes into read electronic signature mode. Subsequent bus read cycles output the electronic signature data and the Program/Erase Controller continues to program or erase in the background.

The Read Electronic Signature command only changes the read mode of the addressed bank. The read modes of other banks are not affected. Only asynchronous read and single synchronous read operations should be used to read the electronic signature. A Read Array command is required to return the bank to read array mode.

#### 4.4 Read CFI Query command

The Read CFI Query command reads data from the CFI.

One bus write cycle is required to issue the Read CFI Query command. Once a bank is in read CFI query mode, subsequent bus read operations in the same bank read from the common Flash interface.

The Read CFI Query command can be issued at any time, even during program or erase operations.

If a Read CFI Query command is issued to a bank that is executing a program or erase operation, the bank goes into read CFI query mode. Subsequent bus read cycles output the CFI data and the Program/Erase Controller continues to program or erase in the background.

The Read CFI Query command only changes the read mode of the addressed bank. The read modes of other banks are not affected. Only asynchronous read and single synchronous read operations should be used to read from the CFI. A Read Array command is required to return the bank to read array mode. Dual operations between the parameter bank and the CFI memory space are not allowed (see *Table 15: Dual operation limitations* for details).

See Appendix B: Common Flash interface, Tables 35, 36, 37, 38, 39, 40, 41, 42, 43 and 44 for details on the information contained in the common Flash interface memory area.

#### 4.5 Clear Status Register command

The Clear Status Register command resets (set to '0') all error bits (SR1, 3, 4 and 5) in the Status Register.

One bus write cycle is required to issue the Clear Status Register command. The Clear Status Register command does not affect the read mode of the bank.

The error bits in the Status Register do not automatically return to '0' when a new command is issued. The error bits in the Status Register should be cleared before attempting a new program or erase command.

#### 4.6 Block Erase command

The Block Erase command erases a block. It sets all the bits within the selected block to '1' and all previous data in the block is lost.

If the block is protected, then the erase operation aborts, the data in the block is not changed, and the Status Register outputs the error.

Two bus write cycles are required to issue the command.

- The first bus cycle sets up the Block Erase command.
- The second latches the block address and starts the Program/Erase Controller.

If the second bus cycle is not the Block Erase Confirm code, Status Register bits SR4 and SR5 are set, and the command is aborted.

Once the command is issued, the bank enters read Status Register mode and any read operation within the addressed bank outputs the contents of the Status Register. A Read Array command is required to return the bank to read array mode.

During block erase operations the bank containing the block being erased only accepts the Read Array, Read Status Register, Read Electronic Signature, Read CFI Query and the Program/Erase Suspend commands, and all other commands are ignored.

The block erase operation aborts if Reset,  $\overline{RP}$ , goes to  $V_{IL}$ . As data integrity cannot be guaranteed when the Block Erase operation is aborted, the block must be erased again.

Refer to *Section 8* for detailed information about simultaneous operations allowed in banks not being erased.

Typical erase times are given in Table 16: Program/erase times and endurance cycles,.

See Appendix C, Figure 23: Block erase flowchart and pseudocode for a suggested flowchart for using the Block Erase command.

#### 4.7 The Blank Check command

The Blank Check command checks whether a main array block has been completely erased. Only one block at a time can be checked. To use the Blank Check command  $V_{PP}$  must be equal to  $V_{PPH}$ . If  $V_{PP}$  is not equal to  $V_{PPH}$ , the device ignores the command and no error is shown in the Status Register.

Two bus cycles are required to issue the Blank Check command:

- The first bus cycle writes the Blank Check command (BCh) to any address in the block to be checked.
- The second bus cycle writes the Blank Check Confirm command (CBh) to any address in the block to be checked and starts the blank check operation.

If the second bus cycle is not Blank Check Confirm, Status Register bits SR4 and SR5 are set to '1' and the command aborts.

Once the command is issued, the addressed bank automatically enters the Status Register mode and further reads within the bank output the Status Register contents.

The only operation permitted during blank check is read Status Register. Dual operations are not supported while a blank check operation is in progress. Blank check operations cannot be suspended and are not allowed while the device is in program/erase suspend.

The SR7 Status Register bit indicates the status of the blank check operation in progress. SR7 = '0' means that the blank check operation is still ongoing, and SR7 = '1' means that the operation is complete.

The SR5 Status Register bit goes High (SR5 = '1') to indicate that the blank check operation has failed.

At the end of the operation the bank remains in the read Status Register mode until another command is written to the command interface.

See *Appendix C*, *Figure 20: Blank check flowchart and pseudocode* for a suggested flowchart for using the Blank Check command.

Typical blank check times are given in *Table 16: Program/erase times and endurance cycles*,.

#### 4.8 Program command

The program command is used to program a single word to the memory array.

If the block being programmed is protected, then the program operation aborts, the data in the block is not changed, and the Status Register outputs the error.

Two bus write cycles are required to issue the Program command.

- The first bus cycle sets up the Program command.
- The second latches the address and data to be programmed and starts the Program/Erase Controller.

Once the programming has started, read operations in the bank being programmed output the Status Register content.

During a program operation, the bank containing the word being programmed only accepts the Read Array, Read Status Register, Read Electronic Signature, Read CFI Query and the Program/Erase Suspend commands, and all other commands are ignored. A Read Array command is required to return the bank to read array mode.

Refer to *Section 8* for detailed information about simultaneous operations allowed in banks not being programmed.

Typical program times are given in Table 16: Program/erase times and endurance cycles,.

The program operation aborts if Reset,  $\overline{RP}$ , goes to  $V_{IL}$ . As data integrity cannot be guaranteed when the program operation is aborted, the word must be reprogrammed.

See *Appendix C*, *Figure 19: Program flowchart and pseudocode* for the flowchart for using the Program command.

#### 4.9 Buffer Program command

The Buffer Program command uses the device's 32-word write buffer to speed up programming. Up to 32 words can be loaded into the write buffer. The Buffer Program command dramatically reduces in-system programming time compared to the standard non-buffered program command.

Four successive steps are required to issue the Buffer Program command.

1. The first bus write cycle sets up the Buffer Program command. The setup code can be addressed to any location within the targeted block.

After the first bus write cycle, read operations in the bank output the contents of the Status Register. Status Register bit SR7 should be read to check that the buffer is available (SR7 = 1). If the buffer is not available (SR7 = 0), re-issue the Buffer Program command to update the Status Register contents.

- 2. The second bus write cycle sets up the number of words to be programmed. Value n is written to the same block address, where n+1 is the number of words to be programmed.
- Use n+1 bus write cycles to load the address and data for each word into the write buffer. Addresses must lie within the range from the start address to the start address + n, where the start address is the location of the first data to be programmed. Optimum performance is obtained when the start address corresponds to a 32-word boundary.
- 4. The final bus write cycle confirms the Buffer Program command and starts the program operation.

All the addresses used in the buffer program operation must lie within the same block.

Invalid address combinations or failing to follow the correct sequence of bus write cycles sets an error in the Status Register and aborts the operation without affecting the data in the memory array.

If the Status Register bits SR4 and SR5 are set to '1', the Buffer Program Command is not accepted. Clear the Status Register before re-issuing the command.

If the block being programmed is protected, an error is set in the Status Register and the operation aborts without affecting the data in the memory array.

During buffer program operations the bank being programmed only accepts the Read Array, Read Status Register, Read Electronic Signature, Read CFI Query and the Program/Erase Suspend commands, and all other commands are ignored.

Refer to *Section 8* for detailed information about simultaneous operations allowed in banks not being programmed.

See Appendix C, Figure 21: Buffer program flowchart and pseudocode for a suggested flowchart on using the Buffer Program command.

#### 4.10 Buffer Enhanced Factory Program command

The Buffer Enhanced Factory Program command has been specially developed to speed up programming in manufacturing environments where the programming time is critical.

It is used to program one or more write buffer(s) of 32 words to a block. Once the device enters Buffer Enhanced Factory Program mode, the write buffer can be reloaded any number of times as long as the address remains within the same block. Only one block can be programmed at a time.

If the block being programmed is protected, then the program operation aborts, the data in the block is not changed, and the Status Register outputs the error.

The use of the Buffer Enhanced Factory Program command requires the following operating conditions:

- V<sub>PP</sub> must be set to V<sub>PPH</sub>
- V<sub>DD</sub> must be within operating range
- Ambient temperature T<sub>A</sub> must be 30 °C ± 10 °C
- The targeted block must be unprotected
- The start address must be aligned with the start of a 32-word buffer boundary
- The address must remain the start address throughout programming.

Dual operations are not supported during the Buffer Enhanced Factory Program operation and the command cannot be suspended.

The Buffer Enhanced Factory Program command consists of three phases: the setup phase, the program and verify phase, and the exit phase. Please refer to *Table 6: Factory commands* for detailed information.

#### 4.10.1 Setup phase

The Buffer Enhanced Factory Program command requires two bus write cycles to initiate the command.

- The first bus write cycle sets up the Buffer Enhanced Factory Program command.
- The second bus write cycle confirms the command.

After the confirm command is issued, read operations output the contents of the Status Register. The read Status Register command must not be issued or it is interpreted as data to program.

The Status Register P/EC Bit SR7 should be read to check that the P/EC is ready to proceed to the next phase.

If an error is detected, SR4 goes high (set to '1') and the Buffer Enhanced Factory Program operation is terminated. See *Section 5: Status Register* for details on the error.

**\_\_\_\_\_** 

#### 4.10.2 Program and verify phase

The program and verify phase requires 32 cycles to program the 32 words to the write buffer. The data is stored sequentially, starting at the first address of the write buffer, until the write buffer is full (32 words). To program less than 32 words, the remaining words should be programmed with FFFFh.

Three successive steps are required to issue and execute the program and verify phase of the command.

- Use one bus write operation to latch the start address and the first word to be programmed. The Status Register Bank Write status bit SR0 should be read to check that the P/EC is ready for the next word.
- 2. Each subsequent word to be programmed is latched with a new bus write operation. The address must remain the start address as the P/EC increments the address location. If any address is given that is not in the same block as the start address, the program and verify phase terminates. Status Register bit SR0 should be read between each bus write cycle to check that the P/EC is ready for the next word.
- Once the write buffer is full, the data is programmed sequentially to the memory array.
   After the program operation the device automatically verifies the data and reprograms if necessary.

The program and verify phase can be repeated, without re-issuing the command, to program additional 32 word locations as long as the address remains in the same block.

4. Finally, after all words, or the entire block have been programmed, write one bus write operation to any address outside the block containing the start address, to terminate program and verify phase.

Status Register bit SR0 must be checked to determine whether the program operation is finished. The Status Register may be checked for errors at any time but it must be checked after the entire block has been programmed.

#### 4.10.3 Exit phase

Status Register P/EC bit SR7 set to '1' indicates that the device has exited the buffer enhanced factory program operation and returned to read Status Register mode. A full Status Register check should be done to ensure that the block has been successfully programmed. See Section 5: Status Register for more details.

For optimum performance the Buffer Enhanced Factory Program command should be limited to a maximum of 100 program/erase cycles per block. If this limit is exceeded the internal algorithm continues to work properly but some degradation in performance is possible. Typical program times are given in *Table 16*.

See Appendix C, Figure 27: Buffer enhanced factory program flowchart and pseudocode for a suggested flowchart on using the Buffer Enhanced Factory Program command.

#### 4.11 Program/Erase Suspend command

The Program/Erase Suspend command is used to pause a program or block erase operation. The command can be addressed to any bank. The Program/Erase Resume command is required to restart the suspended operation.

One bus write cycle is required to issue the Program/Erase Suspend command. Once the Program/Erase Controller has paused bits SR7, SR6 and/ or SR2 of the Status Register are set to '1'.

The following commands are accepted during program/erase suspend:

- Program/Erase Resume
- Read Array (data from erase-suspended block or program-suspended word is not valid)
- Read Status Register
- Read Electronic Signature
- Read CFI query

In addition, if the suspended operation is a block erase, then the following commands are also accepted:

- Clear Status Register
- Program (except in erase-suspended block)
- Buffer Program (except in erase suspended blocks)
- Block Protect
- Block Unprotect

During an erase suspend the block being erased can be protected by issuing the Block Protect command. When the Program/Erase Resume command is issued, the operation completes.

It is possible to accumulate multiple suspend operations. For example, it is possible to suspend an erase operation, start a program operation, suspend the program operation, and then read the array.

If a Program command is issued during a block erase suspend, the erase operation cannot be resumed until the program operation completes.

The Program/Erase Suspend command does not change the read mode of the banks. If the suspended bank was in read Status Register, read electronic signature or read CFI query mode, the bank remains in that mode and outputs the corresponding data.

Refer to *Section 8* for detailed information about simultaneous operations allowed during program/erase suspend.

During a program/erase suspend, the device can be placed in standby mode by taking Chip Enable to  $V_{IH}$ . Program/erase is aborted if Reset,  $\overline{RP}$ , goes to  $V_{II}$ .

See Appendix C, Figure 22: Program suspend and resume flowchart and pseudocode, and Figure 24: Erase suspend and resume flowchart and pseudocode for flowcharts for using the Program/Erase Suspend command.

#### 4.12 Program/Erase Resume command

The Program/Erase Resume command restarts the program or erase operation suspended by the Program/Erase Suspend command. One bus write cycle is required to issue the command, and the command can be issued to any address.

The Program/Erase Resume command does not change the read mode of the banks. If the suspended bank was in read Status Register, read electronic signature or read CFI query mode, the bank remains in that mode and outputs the corresponding data.

If a program command is issued during a block erase suspend, then the erase cannot be resumed until the program operation completes.

See Appendix C, Figure 22: Program suspend and resume flowchart and pseudocode, and Figure 24: Erase suspend and resume flowchart and pseudocode for flowcharts for using the Program/Erase Resume command.

#### 4.13 Protection Register Program command

The Protection Register Program command programs the user OTP segments of the Protection Register and the two Protection Register Locks.

The device features 16 OTP segments of 128 bits and one OTP segment of 64 bits, as shown in *Figure 4: Protection Register memory map*.

The segments are programmed one word at a time. When shipped all bits in the segment are set to '1'. The user can only program the bits to '0'.

Two bus write cycles are required to issue the Protection Register Program command.

- The first bus cycle sets up the Protection Register Program command.
- The second latches the address and data to be programmed to the Protection Register and starts the Program/Erase Controller.

Read operations to the bank being programmed output the Status Register content after the program operation has started. Attempting to program a previously protected Protection Register results in a Status Register error.

The Protection Register program cannot be suspended. Dual operations between the parameter bank and the Protection Register memory space are not allowed (see *Table 15: Dual operation limitations* for details)

The two Protection Register Locks protect the OTP segments from further modification. The protection of the OTP segments is not reversible. Refer to *Figure 4: Protection Register memory map* and *Table 8: Protection Register locks* for details on the lock bits.

See Appendix C, Figure 26: Protection Register program flowchart and pseudocode for a flowchart for using the Protection Register Program command.

#### 4.14 Set Configuration Register command

The Set Configuration Register command writes a new value to the Configuration Register.

Two bus write cycles are required to issue the Set Configuration Register command.

- The first cycle sets up the Set Configuration Register command and the address corresponding to the Configuration Register content.
- The second cycle writes the Configuration Register data and the confirm command.

The Configuration Register data must be written as an address during the bus write cycles, that is A0 = CR0, A1 = CR1, ..., A15 = CR15. Addresses A16-A23 are ignored.

Read operations output the array content after the Set Configuration Register command is issued

The Read Electronic Signature command is required to read the updated contents of the Configuration Register.

#### 4.15 Block Protect command

The Block Protect command protects a block and prevents program or erase operations from changing the data in it. All blocks are protected after power-up or reset.

Two bus write cycles are required to issue the Block Protect command.

- The first bus cycle sets up the Block Protect command.
- The second bus write cycle latches the block address and protects the block.

Once the command has been issued, subsequent bus read operations read the Status Register.

The protection status can be monitored for each block using the Read Electronic Signature command.

Refer to Section 9: Block protection for a detailed explanation. See Appendix C, Figure 25: Protect/unprotect operation flowchart and pseudocode for a flowchart for using the Block Protect command.

## 4.16 Block Unprotect command

The Block Unprotect command unprotects a block, allowing the block to be programmed or erased.

Two bus write cycles are required to issue the Block Unprotect command.

- The first bus cycle sets up the Block Unprotect command.
- The second bus write cycle latches the block address and unprotects the block.

Once the command has been issued, subsequent bus read operations read the Status Register.

The protection status can be monitored for each block using the Read Electronic Signature command. Refer to Section 9: Block protection for a detailed explanation and Appendix C, Figure 25: Protect/unprotect operation flowchart and pseudocode for a flowchart for using the Block Unprotect command.

Table 5. Standard commands<sup>(1)</sup>

		Bus operations						
Commands	Cycles		1st cycle		2nd cycle			
	S	Op.	Add	Data	Op.	Add	Data	
Read Array	1+	Write	BKA	FFh	Read	WA	RD	
Read Status Register	1+	Write	BKA	70h	Read	BKA <sup>(2)</sup>	SRD	
Read Electronic Signature	1+	Write	BKA	90h	Read	BKA <sup>(2)</sup>	ESD	
Read CFI query	1+	Write	BKA	98h	Read	BKA <sup>(2)</sup>	QD	
Clear Status Register	1	Write	Х	50h				
Block Erase	2	Write	BKA or BA <sup>(3)</sup>	20h	Write	ВА	D0h	
Program	2	Write	BKA or WA <sup>(3)</sup>	40h or 10h	Write	WA	PD	
		Write	BA	E8h	Write	BA	n	
Buffer Program <sup>(4)</sup>	n+4	Write	PA <sub>1</sub>	PD <sub>1</sub>	Write	PA <sub>2</sub>	PD <sub>2</sub>	
		Write	PA <sub>n+1</sub>	PD <sub>n+1</sub>	Write	Х	D0h	
Program/Erase Suspend	1	Write	Х	B0h				
Program/Erase Resume	1	Write	Х	D0h				
Protection Register Program	2	Write	PRA	C0h	Write	PRA	PRD	
Set Configuration Register	2	Write	CRD	60h	Write	CRD	03h	
Block Protect	2	Write	BKA or BA <sup>(3)</sup>	60h	Write	ВА	01h	
Block Unprotect	2	Write	BKA or BA <sup>(3)</sup>	60h	Write	ВА	D0h	

X = 'don't care', WA = Word Address in targeted bank, RD = Read Data, SRD = Status Register Data, ESD = Electronic Signature Data, QD = Query Data, BA = Block Address, BKA = Bank Address, PD = Program Data, PRA = Protection Register Address, PRD = Protection Register Data, CRD = Configuration Register Data.

<sup>2.</sup> Must be same bank as in the first cycle. The signature addresses are listed in *Table 7*.

<sup>3.</sup> Any address within the bank can be used.

<sup>4.</sup> n+1 is the number of words to be programmed.

Table 6. Factory commands

Command	Phase	Cycles	Bus write operations <sup>(1)</sup>										
			1st		2nd		3rd			Final -1		Final	
			Add	Data	Add	Data	Add	Data		Add	Data	Add	Data
Blank Check		2	ВА	BCh	ВА	CBh							
Buffer Enhanced Factory Program	Setup	2	BKA or WA <sup>(2)</sup>	80h	WA <sub>1</sub>	D0h							
	Program/ verify <sup>(3)</sup>	≥32	WA <sub>1</sub>	PD <sub>1</sub>	WA <sub>1</sub>	PD <sub>2</sub>	WA <sub>1</sub>	PD <sub>3</sub>		WA <sub>1</sub>	PD <sub>31</sub>	WA <sub>1</sub>	PD <sub>32</sub>
	Exit	1	NOT BA <sub>1</sub> <sup>(4)</sup>	Х									

- WA = Word Address in targeted bank, BKA = Bank Address, PD = Program Data, BA = Block Address, X = 'don't care'.
- 2. Any address within the bank can be used.
- 3. The program/verify phase can be executed any number of times as long as the data is to be programmed to the same block.
- 4.  $WA_1$  is the Start Address, NOT  $BA_1$  = Not Block Address of  $WA_1$ .

Table 7. Electronic signature codes

	Code	Address (h)	Data (h)		
Manufacturer code		Bank address + 000	0020		
Device code	Тор	Bank address + 001	885E (M58LT256JST)		
Device code	Bottom	Bank address + 001	885F (M58LT256JSB)		
Plack protection	Protected	Block address + 002	0001		
Block protection	Unprotected	Block address + 002	0000		
Configuration Register		Bank address + 005	CR <sup>(1)</sup>		
Brotostion Register	ST factory default		0002		
Protection Register PR0 lock	OTP area permanently protected	Bank address + 080	0000		
Protection Register PR	20	Bank address + 081 Bank address + 084	Unique device number		
Frotection Register Fr	XU	Bank address + 085 Bank address + 088	OTP Area		
Protection Register PR	R1 through PR16 lock	Bank address + 089	PRLD <sup>(1)</sup>		
Protection Registers P	R1-PR16	Bank address + 08A Bank address + 109	OTP Area		

1. CR = Configuration Register, PRLD = Protection Register Lock Data.




Figure 4. Protection Register memory map

Table 8. Protection Register locks

	Lock		Description				
Number	Address	Bits	Description				
Lock 1		Bit 0	Pre-programmed to protect Unique Device Number, address 81h to 84h in PR0				
	80h	Bit 1	Protects 64 bits of OTP segment, address 85h to 88h in PR0				
		Bits 2 to 15	Reserved				
Lock 2		Bit 0	Protects 128 bits of OTP segment PR1				
		Bit 1	Protects 128 bits of OTP segment PR2				
		Bit 2	Protects 128 bits of OTP segment PR3				
	89h		l				
		Bit 13	Protects 128 bits of OTP segment PR14				
		Bit 14	Protects 128 bits of OTP segment PR15				
		Bit 15	Protects 128 bits of OTP segment PR16				

### 5 Status Register

The Status Register provides information on the current or previous program or erase operations. Issue a Read Status Register command to read the contents of the Status Register (refer to  $Section\ 4.2$  for more details). To output the contents, the Status Register is latched and updated on the falling edge of the Chip Enable or Output Enable signals, and can be read until Chip Enable or Output Enable returns to  $V_{IH}$ . The Status Register can only be read using single asynchronous or single synchronous reads. Bus read operations from any address within the bank always read the Status Register during program and erase operations if no Read Array command has been issued.

The various bits convey information about the status and any errors of the operation. Bits SR7, SR6, SR2 and SR0 give information on the status of the device and are set and reset by the device. Bits SR5, SR4, SR3 and SR1 give information on errors, they are set by the device but must be reset by issuing a Clear Status Register command or a hardware reset. If an error bit is set to '1' the Status Register should be reset before issuing another command.

The bits in the Status Register are summarized in *Table 9: Status Register bits*. Refer to *Table 9* in conjunction with the following sections.

### 5.1 Program/Erase Controller status bit (SR7)

The Program/Erase Controller status bit indicates whether the Program/Erase Controller is active or inactive in any bank.

When the Program/Erase Controller status bit is Low (set to '0'), the Program/Erase Controller is active. When the bit is High (set to '1'), the Program/Erase Controller is inactive, and the device is ready to process a new command.

The Program/Erase Controller status bit is Low immediately after a Program/Erase Suspend command is issued until the Program/Erase Controller pauses. After the Program/Erase Controller pauses, the bit is High.

# 5.2 Erase suspend status bit (SR6)

The erase suspend status bit indicates that an erase operation has been suspended in the addressed block. When the erase suspend status bit is High (set to '1'), a Program/Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command.

The erase suspend status bit should only be considered valid when the Program/Erase Controller status bit is High (Program/Erase Controller inactive). SR6 is set within the erase suspend latency time of the Program/Erase Suspend command being issued, therefore, the memory may still complete the operation rather than entering the suspend mode.

When a Program/Erase Resume command is issued the erase suspend status bit returns Low.

#### 5.3 Erase/blank check status bit (SR5)

The erase/blank check status bit identifies if there was an error during a block erase operation. When the erase/blank check status bit is High (set to '1'), the Program/Erase Controller has applied the maximum number of pulses to the block and still failed to verify that it has erased correctly.

The erase/blank check status bit should be read once the Program/Erase Controller status bit is High (Program/Erase Controller inactive).

The erase/blank check status bit also indicates whether an error occurred during the Blank Check operation. If the data at one or more locations in the block where the Blank Check command has been issued is different from FFFFh, SR5 is set to '1'.

Once set High, the erase/blank check status bit must be set Low by a Clear Status Register command or a hardware reset before a new erase command is issued, otherwise, the new command appears to fail.

#### 5.4 Program status bit (SR4)

The program status bit is used to identify if there was an error during a program operation.

The program status bit should be read once the Program/Erase Controller status bit is High (Program/Erase Controller inactive).

When the program status bit is High (set to '1'), the Program/Erase Controller has applied the maximum number of pulses to the word and still failed to verify that it has programmed correctly.

Once set High, the program status bit must be set Low by a Clear Status Register command or a hardware reset before a new program command is issued; otherwise, the new command appears to fail.

# 5.5 V<sub>PP</sub> status bit (SR3)

The  $V_{PP}$  status bit identifies an invalid voltage on the  $V_{PP}$  pin during program and erase operations. The  $V_{PP}$  pin is only sampled at the beginning of a program or erase operation. Program and erase operations are not guaranteed if  $V_{PP}$  becomes invalid during an operation.

When the  $V_{PP}$  status bit is Low (set to '0'), the voltage on the  $V_{PP}$  pin was sampled at a valid voltage.

When the  $V_{PP}$  status bit is High (set to '1'), the  $V_{PP}$  pin has a voltage that is below the  $V_{PP}$  lockout voltage,  $V_{PPLK}$ , the memory is protected and program and erase operations cannot be performed.

Once set High, the V<sub>PP</sub> status bit must be set Low by a Clear Status Register command or a hardware reset before a new program or erase command is issued; otherwise, the new command appears to fail.

#### 5.6 Program suspend status bit (SR2)

The program suspend status bit indicates that a program operation has been suspended in the addressed block. The program suspend status bit should only be considered valid when the Program/Erase Controller status bit is High (Program/Erase Controller inactive).

When the program suspend status bit is High (set to '1'), a Program/Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command.

SR2 is set within the program suspend latency time of the Program/Erase Suspend command being issued, therefore, the memory may still complete the operation rather than entering the suspend mode.

When a Program/Erase Resume command is issued, the Program Suspend status bit returns Low.

### 5.7 Block protection status bit (SR1)

The block protection status bit i identifies if a program or block erase operation has tried to modify the contents of a protected block.

When the block protection status bit is High (set to '1'), a program or erase operation has been attempted on a protected block.

Once set High, the block protection status bit must be set Low by a Clear Status Register command or a hardware reset before a new program or erase command is issued; otherwise, the new command appears to fail.

### 5.8 Bank write/multiple word program status bit (SR0)

The bank write status bit indicates whether the addressed bank is programming or erasing. In buffer enhanced factory program mode the multiple word program bit shows if the device is ready to accept a new word to be programmed to the memory array.

The bank write status bit should only be considered valid when the Program/Erase Controller status bit SR7 is Low (set to '0').

When both the Program/Erase Controller status bit and the bank write status bit are Low (set to '0'), the addressed bank is executing a program or erase operation. When the Program/Erase Controller status bit is Low (set to '0') and the bank write status bit is High (set to '1'), a program or erase operation is being executed in a bank other than the one being addressed.

In buffer enhanced factory program mode if the multiple word program status bit is Low (set to '0'), the device is ready for the next word. If the multiple word program status bit is High (set to '1'), the device is not ready for the next word.

For further details on how to use the Status Register, see the flowcharts and pseudocodes provided in *Appendix C*.

Table 9. Status Register bits

Bit	Name	Туре	Logic level <sup>(1)</sup>	Definition			
SR7	P/EC status	Status	'1'	Ready			
SK1	P/EC status	Status	'0'	Busy			
SR6	Erase suspend status	Status	'1'	Erase suspended			
OIKO	Liase suspend status	Otatus	'0'	Erase In p	rogress or completed		
SR5	Erase/blank check	Error	'1'	Erase/blar	nk check error		
OIXO	status	LIIOI	'0'	Erase/blar	nk check success		
SR4	Program status	Error	'1'	Program e	error		
OIXT	r rogram status	LIIOI	'0'	Program s	uccess		
SR3	V <sub>PP</sub> status	Error	'1'	V <sub>PP</sub> invalid	d, abort		
Oito	V pp status	LIIOI	'0'	V <sub>PP</sub> OK			
SR2	Program suspend	Status	'1'	Program suspended			
OINZ	status	Otatus	'0'	Program in progress or completed			
SR1	Block protection	Error	'1'	Program/erase on protected block, abort			
OIXI	status	LIIOI	'0'	No operation to protected blocks			
				SR7 = '1'	Not allowed		
			'1'	SR7 = '0'	Program or erase operation in a bank other than the addressed bank		
	Bank write status	Status	'0'	SR7 = '1'	No program or erase operation in the device		
			U	SR7 = '0'	Program or erase operation in addressed bank		
SR0				SR7 = '1'	Not allowed		
	Multiple word program status (buffer	Status	'1'	SR7 = '0'	The device is NOT ready for the next buffer loading or is going to exit the BEFP mode		
	enhanced factory program mode)	Status	'0'	SR7 = '1'	The device has exited the BEFP mode		
			U'	SR7 = '0'	The device is ready for the next buffer loading		

<sup>1.</sup> Logic level '1' is High, '0' is Low.

## 6 Configuration Register

The Configuration Register configures the type of bus access that the memory performs. Refer to *Section 7* for details on read operations.

The Configuration Register is set through the command interface using the Set Configuration Register command. After a reset or power-up the device is configured for asynchronous read (CR15 = 1). The Configuration Register bits are described in *Table 11* The bits specify the selection of the burst length, burst type, burst X latency and the read operation. Refer to Figures 5 and 6 for examples of synchronous burst configurations.

## 6.1 Read select bit (CR15)

The read select bit, CR15, switches between asynchronous and synchronous read operations.

When the read select bit is set to '1', read operations are asynchronous. When the read select bit is set to '0', read operations are synchronous.

Synchronous burst read is supported in both parameter and main blocks and can be performed across banks.

On reset or power-up the read select bit is set to '1' for asynchronous access.

## 6.2 X latency bits (CR13-CR11)

The X latency bits are used during synchronous read operations to set the number of clock cycles between the address being latched and the first data becoming available. Refer to *Figure 5: X latency and data output configuration example*.

For correct operation the X latency bits can only assume the values in *Table 11: Configuration Register.* 

*Table 10* shows how to set the X latency parameter, taking into account the speed class of the device and the frequency used to read the Flash memory in synchronous mode.

Table 10. X latency settings

fmax	t <sub>K</sub> min	X latency min
30 MHz	33 ns	3
40 MHz	25 ns	4
52 MHz	19 ns	5

### 6.3 Wait polarity bit (CR10)

The wait polarity bit sets the polarity of the Wait signal used in synchronous burst read mode. During synchronous burst read mode the Wait signal indicates whether the data output are valid or a WAIT state must be inserted.

When the Wait polarity bit is set to '0', the Wait signal is active Low. When the wait polarity bit is set to '1' the Wait signal is active High.

## 6.4 Data output configuration bit (CR9)

The data output configuration bit configures the output to remain valid for either one or two clock cycles during synchronous mode.

When the data output configuration bit is '0' the output data is valid for one clock cycle, and when it is '1', the output data is valid for two clock cycles.

The data output configuration bit must be configured using the following condition:

t<sub>K</sub> > t<sub>KQV</sub> + t<sub>QVK\_CPU</sub>

#### where

- t<sub>K</sub> is the clock period
- t<sub>QVK</sub> CPU is the data setup time required by the system CPU
- t<sub>KOV</sub> is the clock to data valid time.

If this condition is not satisfied, the data output configuration bit should be set to '1' (two clock cycles). Refer to *Figure 5: X latency and data output configuration example*.

## 6.5 Wait configuration bit (CR8)

The wait configuration bit controls the timing of the Wait output pin, WAIT, in synchronous burst read mode.

When WAIT is asserted, data is not valid, and when WAIT is de-asserted, data is valid.

When the wait configuration bit is Low (set to '0'), the wait output pin is asserted during the WAIT state. When the wait configuration bit is High (set to '1'), the wait output pin is asserted one data cycle before the WAIT state.

## 6.6 Burst type bit (CR7)

The burst type bit determines the sequence of addresses read during synchronous burst reads.

The burst type bit is High (set to '1'), as the memory outputs from sequential addresses only.

See *Table 12: Burst type definition* for the sequence of addresses output from a given starting address in sequential mode.

### 6.7 Valid clock edge bit (CR6)

The valid clock edge bit, CR6, configures the active edge of the Clock, K, during synchronous read operations. When the valid clock edge bit is Low (set to '0') the falling edge of the Clock is the active edge. When the valid clock edge bit is High (set to '1') the rising edge of the Clock is the active edge.

### 6.8 Wrap burst bit (CR3)

The wrap burst bit, CR3, selects between wrap and no wrap. Synchronous burst reads can be confined inside the 4 or 8-word boundary (wrap) or overcome the boundary (no wrap).

When the wrap burst bit is Low (set to '0'), the burst read wraps. When it is High (set to '1') the burst read does not wrap.

## 6.9 Burst length bits (CR2-CR0)

The burst length bits sets the number of words to be output during a synchronous burst read operation as result of a single address latch cycle.

They can be set for 4 words, 8 words, 16 words or continuous burst, where all the words are read sequentially. In continuous burst mode the burst sequence can cross bank boundaries.

In continuous burst mode, in 4, 8 or 16-word no-wrap, depending on the starting address, the device asserts the WAIT signal to indicate that a delay is necessary before the data is output.

If the starting address is aligned to an 8-word boundary, no WAIT state is needed and the WAIT output is not asserted. If the starting address is not aligned to an 8-word boundary, WAIT becomes asserted when the burst sequence crosses the first 8-word boundary to indicate that the device needs an internal delay to read the successive words in the array. WAIT is asserted only once during a continuous burst access. See also *Table 12: Burst type definition*.

CR14, CR5 and CR4 are reserved for future use.

Table 11. Configuration Register

Bit	Description	Value	Description		
CR15	Read select	0	Synchronous read		
CKIS	Nead Select	1	Asynchronous read (default at power-on)		
CR14	Reserved				
		010	2 clock latency <sup>(1)</sup>		
		011	3 clock latency		
		100	4 clock latency		
CR13-CR11	X latency	101	5 clock latency		
		110	6 clock latency		
		111	7 clock latency (default)		
		Other co	onfigurations reserved		
CB10	CR10 Wait polarity		WAIT is active Low		
CKIU			WAIT is active High (default)		
CR9	Data output configuration	0	Data held for one clock cycle		
CR9	Data output configuration	1	Data held for two clock cycles (default) <sup>(1)</sup>		
		0	WAIT is active during WAIT state		
CR8	Wait configuration	1	WAIT is active one data cycle before WAIT state <sup>(1)</sup> (default)		
CR7	Burst type	0	Reserved		
CR7	Burst type	1	Sequential (default)		
CR6	Valid alaak adda	0	Falling Clock edge		
CRO	Valid clock edge	1	Rising Clock edge (default)		
CR5-CR4	Reserved				
CR3	Wrap burst	0	Wrap		
CKS	wiap buist	1	No wrap (default)		
		001	4 words		
CR2-CR0	Burst length	010	8 words		
		111	Continuous (default)		

The combination X latency=2, Data held for two clock cycles and Wait active one data cycle before the WAIT state is not supported.

Table 12. Burst type definition

	Start	Burst type		Sequential Sequential	
Mode	add.	4 words	8 words	16 words	Continuous burst
	0	0-1-2-3	0-1-2-3-4-5-6-7		0-1-2-3-4-5-6
	1	1-2-3-0	1-2-3-4-5-6-7-0		1-2-3-4-5-6-7
	2	2-3-0-1	2-3-4-5-6-7-0-1		2-3-4-5-6-7-8
	3	3-0-1-2	3-4-5-6-7-0-1-2		3-4-5-6-7-8-9
	7	7-4-5-6	7-0-1-2-3-4-5-6		7-8-9-10-11-12- 13
Wrap				N/A	
	12	12-13-14-15	12-13-14-15-8-9- 10-11		12-13-14-15-16- 17
	13	13-14-15-12	13-14-15-8-9-10- 11-12		13-14-15-16-17- 18
	14	14-15-12-13	14-15-8-9-10-11- 12-13		14-15-16-17-18- 19
	15	15-12-13-14	15-8-9-10-11-12- 13-14		15-16-17-18-19- 20
	0	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7-8-9-10-11-12-13-14-15	
	1	1-2-3-4	1-2-3-4-5-6-7-8	1-2-3-4-5-6-7-89-10-11-12-13-14-15-16	
	2	2-3-4-5	2-3-4-5-6-7-8-9	2-3-4-56-7-8-9-10-11-12-13-14-15-16-17	
	3	3-4-5-6	3-4-5-6-7-8-9-10	3-4-5-6-7-8-9-10-11-12-13-14-15-16-17-18	
de	7	7-8-9-10	7-8-9-10-11-12-13- 14	7-8-9-10-11-12-13-14-15-16-17-18-19-20- 21-22	Same as for wrap
No-wrap					(wrap /no wrap has no effect on
Ž	12	12-13-14-15	12-13-14-15-16-17- 18-19	12-13-14-15-16-17-18-19-20-21-22-23-24- 25-26-27	continuous burst)
	13	13-14-15-16	13-14-15-16-17-18- 19-20	13-14-15-16-17-18-19-20-21-22-23-24-25- 26-27-28	
	14	14-15-16-17	14-15-16-17-18-19- 20-21	14-15-16-17-18-19-20-21-22-23-24-25-26- 27-28-29	
	15	15-16-17-18	15-16-17-18-19-20- 21-22	15-16-17-18-19-20-21-22-23-24-25-26-27- 28-29-30	





Figure 5. X latency and data output configuration example

1. The settings shown are X latency = 4, data output held for one clock cycle.



### 7 Read modes

Read operations can be performed in two different ways depending on the settings in the Configuration Register. If the clock signal is 'don't care' for the data output, the read operation is asynchronous. If the data output is synchronized with clock, the read operation is synchronous.

The read mode and format of the data output are determined by the Configuration Register. (See Section 6: Configuration Register for details). All banks support both asynchronous and synchronous read operations.

## 7.1 Asynchronous read mode

In asynchronous read operations the clock signal is 'don't care'. The device outputs the data corresponding to the address latched, that is the memory array, Status Register, common Flash interface or the electronic signature, depending on the command issued. CR15 in the Configuration Register must be set to '1' for asynchronous operations.

Asynchronous read operations can be performed in two different ways, asynchronous random access read and asynchronous page read. Only asynchronous page read takes full advantage of the internal page storage so different timings are applied.

In asynchronous read mode a page of data is internally read and stored in a page buffer. The page has a size of 8 words and is addressed by address inputs A0, A1 and A2. The first read operation within the page has a longer access time ( $t_{AVQV}$ , random access time), subsequent reads within the same page have much shorter access times ( $t_{AVQV1}$ , page access time). If the page changes then the normal, longer timings apply again.

The device features an automatic standby mode. During asynchronous read operations, after a bus inactivity of 150 ns, the device automatically switches to the automatic standby mode. In this condition the power consumption is reduced to the standby value and the outputs are still driven.

In asynchronous read mode, the WAIT signal is always de-asserted.

See Table 22: Asynchronous read AC characteristics, Figure 9: Asynchronous random access read AC waveforms for details.

### 7.2 Synchronous burst read mode

In synchronous burst read mode the data is output in bursts synchronized with the clock. It is possible to perform burst reads across bank boundaries.

Synchronous burst read mode can only be used to read the memory array. For other read operations, such as read Status Register, read CFI and read electronic signature, single synchronous read or asynchronous random access read must be used.

In synchronous burst read mode the flow of the data output depends on parameters that are configured in the Configuration Register.

A burst sequence starts at the first clock edge (rising or falling depending on valid clock edge bit CR6 in the Configuration Register) after the falling edge of Latch Enable or Chip Enable, whichever occurs last. Addresses are internally incremented and data is output on each data cycle after a delay which depends on the X latency bits CR13-CR11 of the Configuration Register.

The number of words to be output during a synchronous burst read operation can be configured as 4 words, 8 words, 16 words or continuous (burst length bits CR2-CR0). The data can be configured to remain valid for one or two clock cycles (data output configuration bit CR9).

The order of the data output can be modified through the wrap burst bit in the Configuration Register. The burst sequence is sequential and can be confined inside the 4 or 8-word boundary (wrap) or overcome the boundary (no wrap).

The WAIT signal may be asserted to indicate to the system that an output delay is occurring. This delay depends on the starting address of the burst sequence and on the burst configuration.

WAIT is asserted during the X latency, the WAIT state and at the end of a 4, 8 and 16-word burst. It is only de-asserted when output data is valid. In continuous burst read mode a WAIT state occurs when crossing the first 16-word boundary. If the starting address is aligned to the burst length (4, 8 or 16 words), the wrapped configuration has no impact on the output sequence.

The WAIT signal can be configured to be active Low or active High by setting CR10 in the Configuration Register.

See Table 23: Synchronous read AC characteristics and Figure 11: Synchronous burst read AC waveforms for details.

#### 7.2.1 Synchronous burst read suspend

A synchronous burst read operation can be suspended, freeing the data bus for other higher priority devices. It can be suspended during the initial access latency time (before data is output) or after the device has output data. When the synchronous burst read operation is suspended, internal array sensing continues and any previously latched internal data is retained. A burst sequence can be suspended and resumed as often as required as long as the operating conditions of the device are met.

A synchronous burst read operation is suspended when Chip Enable,  $\overline{E}$ , is Low and the current address has been latched (on a Latch Enable rising edge or on a valid clock edge). The Clock signal is then halted at  $V_{IH}$  or at  $V_{IL}$ , and Output Enable,  $\overline{G}$ , goes High.

When Output Enable,  $\overline{G}$ , becomes Low again and the Clock signal restarts, the synchronous burst read operation is resumed exactly where it stopped.

WAIT being gated by  $\overline{E}$ , it remains active and does not revert to high impedance when  $\overline{G}$  goes High. So if two or more devices are connected to the system's READY signal, to prevent bus contention the WAIT signal of the M58LT256JST/B should not be directly connected to the system's READY signal.

WAIT reverts to high-impedance when Chip Enable,  $\overline{E}$ , goes High.

See Table 23: Synchronous read AC characteristics and Figure 13: Synchronous burst read suspend AC waveforms for details.

### 7.3 Single synchronous read mode

Single synchronous read operations are similar to synchronous burst read operations, except that the memory outputs the same data to the end of the operation.

Synchronous single reads are used to read the electronic signature, Status Register, CFI, block protection status, Configuration Register status or Protection Register. When the addressed bank is in read CFI, read Status Register or read electronic signature mode, the WAIT signal is asserted during the X latency and at the end of a 4, 8 and 16-word burst. It is only de-asserted when output data are valid.

See Table 23: Synchronous read AC characteristics and Figure 11: Synchronous burst read AC waveforms for details.

## 8 Dual operations and multiple bank architecture

The multiple bank architecture of the M58LT256JST/B gives greater flexibility for software developers to split the code and data spaces within the memory array. The dual operations feature simplifies the software management of the device by allowing code to be executed from one bank while another bank is being programmed or erased.

The dual operations feature means that while programming or erasing in one bank, read operations are possible in another bank with zero latency (only one bank at a time is allowed to be in program or erase mode).

If a read operation is required in a bank, which is programming or erasing, the program or erase operation can be suspended. Also if the suspended operation is erase, then a program command can be issued to another block. This means the device can have one block in erase suspend mode, one programming, and other banks in read mode.

Bus read operations are allowed in another bank between setup and confirm cycles of program or erase operations.

By using a combination of these features, read operations are possible at any moment in the M58LT256JST/B device.

Dual operations between the parameter bank and either of the CFI, the OTP or the electronic signature memory space are not allowed. *Table 15* shows which dual operations are allowed or not between the CFI, the OTP, the electronic signature locations and the memory array.

Tables 13 and 14 show the dual operations possible in other banks and in the same bank.

5/

Table 13. Dual operations allowed in other banks

	Commands allowed in another bank										
Status of bank	Read Array	Read Status Register	Read CFI query	Read Electronic Signature	Program, Buffer Program	Block Erase	Program /Erase Suspend	Program /Erase Resume			
Idle	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes			
Programming	Yes	Yes	Yes	Yes	-	_	Yes	-			
Erasing	Yes	Yes	Yes	Yes	-	_	Yes	_			
Program suspended	Yes	Yes	Yes	Yes	_	-	-	Yes			
Erase suspended	Yes	Yes	Yes	Yes	Yes	-	_	Yes			

Table 14. Dual operations allowed in same bank

able 14. Dual operations allowed in Same Bank										
	Commands allowed in same bank									
Status of bank	Read Array	Read Status Register	Read CFI query	Read Electronic Signature	Program, Buffer Program	Block Erase	Program /Erase Suspend	Program /Erase Resume		
Idle	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes		
Programming	_(1)	Yes	Yes	Yes	_	_	Yes	_		
Erasing	_(1)	Yes	Yes	Yes	_	_	Yes	_		
Program suspended	Yes <sup>(2)</sup>	Yes	Yes	Yes	-	_	_	Yes		
Erase suspended	Yes <sup>(2)</sup>	Yes	Yes	Yes	Yes <sup>(1)</sup>	_	_	Yes		

The Read Array command is accepted but the data output is not guaranteed until the Program or Erase has completed.

<sup>2.</sup> Not allowed in the Block that is being erased or in the word that is being programmed.

Table 15. Dual operation limitations

		Commands allowed					
Current status		Read CFI/OTP /	Read	Read main blocks			
Current	status	electronic signature	parameter blocks	Located in parameter bank Not located i parameter bank			
Programmi paramete	•	No	No	No	Yes		
Programming/	Located in parameter bank	Yes	No	No	Yes		
erasing main blocks	Not located in parameter bank	Yes	Yes	Yes	In different bank only		
Programn	ning OTP	No	No	No	No		

## 9 Block protection

The M58LT256JST/B features an instant, individual block protection scheme that allows any block to be protected or unprotected with no latency. This protection scheme has two levels of protection.

- Protect/unprotect this first level allows software only control of block protection.
- V<sub>PP</sub> ≤ V<sub>PPLK</sub> this second level offers a complete hardware protection against program and erase on all blocks.

The protection status of each block can be set to protected and unprotected. *Appendix C*, *Figure 25* shows a flowchart for the protection operations.

### 9.1 Reading a block's protection status

The protection status of every block can be read in the read electronic signature mode of the device. To enter this mode issue the Read Electronic Signature command. Subsequent reads at the address specified in *Table 7* output the protection status of that block.

The protection status is represented by DQ0. DQ0 indicates the block protect/unprotect status, is set by the Protect command, and cleared by the Unprotect command.

The following sections explain the operation of the protection system.

#### 9.2 Protected state

The default status of all blocks on power-up or after a hardware reset is protected (state = 1). Protected blocks are fully protected from program or erase operations. Any program or erase operations attempted on a protected block return an error in the Status Register. The status of a protected block can be changed to unprotected using the appropriate software commands. An unprotected block can be protected by issuing the Protect command.

## 9.3 Unprotected state

Unprotected blocks (state = 0) can be programmed or erased. All unprotected blocks return to the protected state after a hardware reset or when the device is powered-down. The status of an unprotected block can be changed to protected using the appropriate software commands. A protected block can be unprotected by issuing the Unprotect command.

## 9.4 Protection operations during erase suspend

Changes to block protection status can be performed during an erase suspend by using the standard protection command sequences to unprotect or protect a block. This is useful in the case when another block needs to be updated while an erase operation is in progress.

To change block protection during an erase operation, first write the Erase Suspend command, then check the Status Register until it indicates that the erase operation has been suspended. Next, write the desired protect command sequence to a block and the protection status is changed. After completing any desired protect, read, or program operations, resume the erase operation with the Erase Resume command.

If a block is protected during an erase suspend of the same block, the erase operation completse when the erase is resumed. Protection operations cannot be performed during a program suspend.

5/

## 10 Program and erase times and endurance cycles

The program and erase times and the number of program/erase cycles per block are shown in *Table 16*. Exact erase times may change depending on the memory array condition. The best case is when all the bits in the block are at '0' (pre-programmed). The worst case is when all the bits in the block are at '1' (not pre-programmed). Usually, the system overhead is negligible with respect to the erase time. In the M58LT256JST/B the maximum number of program/erase cycles depends on the  $V_{PP}$  voltage supply used.

Table 16. Program/erase times and endurance cycles<sup>(1), (2)</sup>

	Paramete	er	Condition	Min	Тур	Typical after 100 kW/E cycles	Max	Unit
		Parameter bl	ock (16 KWord)		0.4	1	2.5	s
	Suspend latency Program/erase cycles (per block) Erase	Main Block	Pre-programmed		1	3	4	s
		(64 KWord)	Not pre-programmed		1.2		2.5 4 400 400 1200 25 25 25 25 4 400 400 1200 1200 1200 1000 1000 1000	s
		Single word	Word Program		80			μs
V	Program <sup>(3)</sup>	Sirigle word	Buffer Program		80			μs
ш	, and the second	Buffer (32 wo	ords) (buffer program)		300		1200	μs
Урь:		Main block (6	64 KWord)		600			ms
		Program			20		25	μs
	Suspend latericy	Erase			20		25	μs
		Main blocks		100 000				cycles
	cycles (per block)	Parameter bl	ocks	100 000				cycles
	Frase	Parameter bl	ock (16 KWord)		0.4		2.5	s
	Liase	Main block (6	64 KWord)		1		4	s
			Word program		80		400	μs
		Single word	Buffer enhanced factory program <sup>(4)</sup>		5		Max s 2.5 4 4 400 400 1200 25 25 4 400 400 1200 1000 1000 1000 1000 1000	μs
		Buffer (32	Buffer program		180		1200	μs
Hdd	Program <sup>(3)</sup>	words)	Buffer enhanced factory program		150		1000	μs
1 11		Main Block	Buffer program		360			ms
Vpp		(64 KWords)	Buffer enhanced factory program		300			ms
		Bank (16	Buffer program		5.8			s
		Mbits)	Buffer enhanced factory program		4.8		Max       Max       2.5       4       400       400       1200       25       25       4       400       400       1000       1000	s
	Program/erase	Main blocks					1000	cycles
	cycles (per block)	Parameter bl	ocks				2500	cycles
	Blank check	Main blocks			2			ms
	DIGITA CHECK	Parameter b	ocks		0.5			ms

<sup>1.</sup>  $T_A = -25$  to 85 °C;  $V_{DD} = 1.7$  V to 2 V;  $V_{DDQ} = 1.7$  V to 3.6 V.

<sup>2.</sup> Values are liable to change with the external system-level overhead (command sequence and Status Register polling execution).

<sup>3.</sup> Excludes the time needed to execute the command sequence.

<sup>4.</sup> This is an average value on the entire device.

# 11 Maximum ratings

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 17. Absolute maximum ratings

Symbol	Dozomatov	Va	Unit	
Symbol	Parameter	Min	Max	Unit
T <sub>A</sub>	Ambient operating temperature	-40	85	°C
T <sub>BIAS</sub>	Temperature under bias	-40	85	°C
T <sub>STG</sub>	Storage temperature	-65	125	°C
V <sub>IO</sub>	Input or output voltage	-0.5	4.2	V
$V_{DD}$	Supply voltage	-0.2	2.5	٧
$V_{DDQ}$	Input/output supply voltage	-0.2	3.8	V
V <sub>PP</sub>	Program voltage	-0.2	10	V
Io	Output short circuit current		100	mA
t <sub>VPPH</sub>	Time for V <sub>PP</sub> at V <sub>PPH</sub>		100	hours

53/108


## 12 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics tables that follow are derived from tests performed under the measurement conditions summarized in *Table 18: Operating and AC measurement conditions*. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 18. Operating and AC measurement conditions

	M58LT2	Units	
Parameter	1		
	Min	Max	
V <sub>DD</sub> supply voltage	1.7	2.0	V
V <sub>DDQ</sub> supply voltage	2.7	3.6	V
V <sub>PP</sub> supply voltage (factory environment)	8.5	9.5	V
V <sub>PP</sub> supply voltage (application environment)	-0.4	V <sub>DDQ</sub> + 0.4	V
Ambient operating temperature	-25	85	°C
Load capacitance (C <sub>L</sub> )	;	30	pF
Input rise and fall times	5		ns
Input pulse voltages	0 to V <sub>DDQ</sub>		V
Input and output timing ref. voltages	V <sub>D</sub>	<sub>DQ</sub> /2	V

Figure 7. AC measurement I/O waveform



 $V_{DDQ}$   $V_{DQQ}$   $V_{Q$ 

Figure 8. AC measurement load circuit

Table 19. Capacitance<sup>(1)</sup>

Symbol	Parameter	Test condition	Min	Max	Unit
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0 V	6	8	pF
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V	8	12	pF

<sup>1.</sup> Sampled only, not 100% tested.

Table 20. DC characteristics - currents

Symbol	Parameter	Test condition	Тур	Max	Unit
I <sub>LI</sub>	Input leakage current	$0 \text{ V} \leq V_{IN} \leq V_{DDQ}$		±1	μΑ
I <sub>LO</sub>	Output leakage current	$0 \text{ V} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{DDQ}}$		±1	μΑ
	Supply current asynchronous Read (f=5 MHz)	$\overline{E} = V_{IL}, \overline{G} = V_{IH}$	13	15	mA
		4 word	16	19	mA
I <sub>LI</sub>	Supply current	8 word	18	20	mA
	synchronous read (f=52 MHz)	16 word	22	25	mA
		Continuous	±1  ±1  13  15  16  19  18  20  22  25  23  27  50  110  50  110  50  110  50  35  50  35  50  35  50  35  50  35  50  K, her 48  65  K, ous 58  77	mA	
I <sub>DD2</sub>	Supply current (reset)	$\overline{RP} = V_{SS} \pm 0.2 \text{ V}$	50	110	μΑ
I <sub>DD3</sub>	Supply current (standby)	$\overline{E} = V_{DD} \pm 0.2 \text{ V}$ $K = V_{SS}$	50	110	μΑ
I <sub>DD4</sub>	Supply current (automatic standby)	$\overline{E} = V_{IL}, \overline{G} = V_{IH}$	50	110	μΑ
	Supply current (program)	$V_{PP} = V_{PPH}$	35	50	mA
Inne (1)	Supply current (program)	$V_{PP} = V_{DD}$	35	50	mA
לטטי 5	Supply current (erase)	$V_{PP} = V_{PPH}$	35	50	mA
	Supply current (erase)	$V_{PP} = V_{DD}$	35	±1  ±1  13  15  16  19  18  20  22  25  10  50  110  50  110  50  110  50  50	mA
I <sub>DD6.</sub> (1),	Supply current	Program/erase in one bank, asynchronous read in another bank	48	65	mA
(2)	(dual operations)	Program/erase in one bank, synchronous read (continuous f=52 MHz) in another bank	58	77	mA
I <sub>DD7</sub> <sup>(1)</sup>	Supply current program/ erase suspended (standby)	$\overline{E} = V_{DD} \pm 0.2 V$ $K = V_{SS}$	50	110	μΑ
	V <sub>PP</sub> supply current (program)	$V_{PP} = V_{PPH}$	8	22	mA
ı (1)	VPP Supply Current (program)	$V_{PP} = V_{DD}$	0.2	5	μΑ
I <sub>LO</sub>   C   S   S   S   S   S   S   S   S   S	V <sub>PP</sub> supply current (erase)	$V_{PP} = V_{PPH}$	8	22	mA
	vpp supply culterit (elase)	$V_{PP} = V_{DD}$	0.2	5	μΑ
I <sub>PP2</sub>	V <sub>PP</sub> supply current (read)	$V_{PP} \leq V_{DD}$	0.2	5	μΑ
I <sub>PP3</sub> <sup>(1)</sup>	V <sub>PP</sub> supply current (standby)	$V_{PP} \le V_{DD}$	0.2	5	μΑ

<sup>1.</sup> Sampled only, not 100% tested.

<sup>2.</sup>  $V_{\text{DD}}$  dual operation current is the sum of read and program or erase currents.

Table 21. DC characteristics - voltages

Symbol	Parameter	Test condition	Min	Тур	Max	Unit
$V_{IL}$	Input Low voltage		0		0.4	V
V <sub>IH</sub>	Input High voltage		V <sub>DDQ</sub> -0.4		V <sub>DDQ</sub> + 0.4	V
V <sub>OL</sub>	Output Low voltage	I <sub>OL</sub> = 100 μA			0.1	V
V <sub>OH</sub>	Output High voltage	I <sub>OH</sub> = -100 μA	V <sub>DDQ</sub> -0.1			V
V <sub>PP1</sub>	V <sub>PP</sub> program voltage-logic	Program, erase	2.7	3.3	3.6	V
V <sub>PPH</sub>	V <sub>PP</sub> program voltage factory	Program, erase	8.5	9.0	9.5	V
V <sub>PPLK</sub>	Program or erase lockout				0.4	V
V <sub>LKO</sub>	V <sub>DD</sub> lock voltage				1	V




Figure 9. Asynchronous random access read AC waveforms




Figure 10. Asynchronous page read AC waveforms

**5**//

Table 22. Asynchronous read AC characteristics

Symbol		Alf. Downston			M58LT256JST/B	I lm!4
5	ymbol	Alt	Parameter	85	Unit	
	t <sub>AVAV</sub>	t <sub>RC</sub>	Address Valid to Next Address Valid	Min	85	ns
	t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid (Random)	Max	85	ns
	t <sub>AVQV1</sub>	t <sub>PAGE</sub>	Address Valid to Output Valid (Page)	Max	25	ns
	t <sub>AXQX</sub> <sup>(1)</sup>	t <sub>OH</sub>	Address Transition to Output Transition	Min	0	ns
	t <sub>ELTV</sub>		Chip Enable Low to Wait Valid	Max	25	ns
	t <sub>ELQV</sub> (2)	t <sub>CE</sub>	Chip Enable Low to Output Valid	Max	85	ns
gs	t <sub>ELQX</sub> <sup>(1)</sup>	$t_{LZ}$	Chip Enable Low to Output Transition	Min	0	ns
Read timings	t <sub>EHTZ</sub>		Chip Enable High to Wait Hi-Z	Max	17	ns
ad t	t <sub>EHQX</sub> <sup>(1)</sup>	t <sub>OH</sub>	Chip Enable High to Output Transition	Min	0	ns
Re	t <sub>EHQZ</sub> <sup>(1)</sup>	t <sub>HZ</sub>	Chip Enable High to Output Hi-Z	Max	17	ns
	t <sub>GLQV</sub> <sup>(2)</sup>	t <sub>OE</sub>	Output Enable Low to Output Valid	Max	25	ns
	t <sub>GLQX</sub> <sup>(1)</sup>	t <sub>OLZ</sub>	Output Enable Low to Output Transition	Min	0	ns
	t <sub>GLTV</sub>		Output Enable Low to Wait Valid	Max	17	ns
	t <sub>GHQX</sub> <sup>(1)</sup>	t <sub>OH</sub>	Output Enable High to Output Transition	Min	0	ns
	t <sub>GHQZ</sub> <sup>(1)</sup>	t <sub>DF</sub>	Output Enable High to Output Hi-Z	Max	17	ns
	t <sub>GHTZ</sub>		Output Enable High to Wait Hi-Z	Max	17	ns
	t <sub>AVLH</sub>	t <sub>AVADVH</sub>	Address Valid to Latch Enable High	Min	10	ns
sgu	t <sub>ELLH</sub>	t <sub>ELADVH</sub>	Chip Enable Low to Latch Enable High	Min	10	ns
Latch timings	t <sub>LHAX</sub>	t <sub>ADVHAX</sub>	Latch Enable High to Address Transition	Min	9	ns
atch	t <sub>LLLH</sub>	t <sub>ADVLADVH</sub>	Latch Enable Pulse Width M		10	ns
Ľ	t <sub>LLQV</sub>	t <sub>ADVLQV</sub>	Latch Enable Low to Output Valid (Random)	Max	85	ns

<sup>1.</sup> Sampled only, not 100% tested.

<sup>2.</sup>  $\overline{G}$  may be delayed by up to  $t_{ELQV}$  -  $t_{GLQV}$  after the falling edge of  $\overline{E}$  without increasing  $t_{ELQV}$ .




Figure 11. Synchronous burst read AC waveforms




Figure 12. Single synchronous read AC waveforms

- 1. The WAIT signal is configured to be active during wait state. WAIT signal is active Low.
- Address latched and data output on the rising clock edge. Either the rising or the falling edge of the clock signal, K, can be configured as the active edge. Here, the active edge is the rising one.




Figure 13. Synchronous burst read suspend AC waveforms




Figure 14. Clock input AC waveform

Table 23. Synchronous read AC characteristics<sup>(1)</sup> (2)

	tumbal	Alt	Parameter		M58LT256JST/B	Unit
	Symbol	Ait	Farameter	85	Onit	
	t <sub>AVKH</sub>	t <sub>AVCLKH</sub>	Address Valid to Clock High	Min	9	ns
	t <sub>ELKH</sub>	t <sub>ELCLKH</sub>	Chip Enable Low to Clock High	Min	9	ns
Read timings	t <sub>EHEL</sub>		Chip Enable Pulse Width (subsequent synchronous reads)	Min	20	ns
ead	t <sub>EHTZ</sub>		Chip Enable High to Wait Hi-Z	Max	17	ns
	t <sub>KHAX</sub>	t <sub>CLKHAX</sub>	Clock High to Address Transition	Min	10	ns
Synchronous	t <sub>KHQV</sub>	t <sub>CLKHQV</sub>	Clock High to Output Valid Clock High to WAIT Valid	Max	17	ns
Syn	t <sub>KHQX</sub> t <sub>KHTX</sub>	t <sub>CLKHQX</sub>	Clock High to Output Transition Clock High to WAIT Transition	Min	3	ns
	t <sub>LLKH</sub>	t <sub>ADVLCLKH</sub>	atch Enable Low to Clock High Min		9	ns
ons	t <sub>KHKH</sub>	t <sub>CLK</sub>	Clock Period (f=52 MHz)	Min	19	ns
ecificatio	t <sub>KHKL</sub> t <sub>KLKH</sub>		Clock High to Clock Low Clock Low to Clock High	Min	6	ns
Clock specifications	t <sub>f</sub> t <sub>r</sub>		Clock Fall or Rise Time	Max	2	ns

<sup>1.</sup> Sampled only, not 100% tested.

<sup>2.</sup> For other timings please refer to Table 22: Asynchronous read AC characteristics.




Figure 15. Write AC waveforms, Write Enable controlled

Table 24. Write AC characteristics, Write Enable controlled<sup>(1)</sup>

	Symbol		Symbol Alt Parameter		Dovometor	M58LT2	Unit
3			Parameter		85		
	t <sub>AVAV</sub>	$t_{WC}$	Address Valid to Next Address Valid	Min	85	ns	
	t <sub>AVLH</sub>		Address Valid to Latch Enable High	Min	10	ns	
	t <sub>AVWH</sub> <sup>(3)</sup>		Address Valid to Write Enable High	Min	50	ns	
	t <sub>DVWH</sub>	t <sub>DS</sub>	Data Valid to Write Enable High	Min	50	ns	
	t <sub>ELLH</sub>		Chip Enable Low to Latch Enable High	Min	10	ns	
	t <sub>ELWL</sub>	t <sub>CS</sub>	Chip Enable Low to Write Enable Low	Min	0	ns	
sbi	t <sub>ELQV</sub>		Chip Enable Low to Output Valid	Min	85	ns	
Write Enable Controlled timings	t <sub>ELKV</sub>		Chip Enable Low to Clock Valid	Min	9	ns	
led	t <sub>GHWL</sub>		Output Enable High to Write Enable Low	Min	17	ns	
ntro	t <sub>LHAX</sub>		Latch Enable High to Address Transition	Min	9	ns	
e Cc	t <sub>LLLH</sub>		Latch Enable Pulse Width	Min	10	ns	
nabl	t <sub>WHAV</sub> <sup>(2)</sup>		Write Enable High to Address Valid	Min	0	ns	
Ę E	t <sub>WHAX</sub> (2)	t <sub>AH</sub>	Write Enable High to Address Transition	Min	0	ns	
Wri	t <sub>WHDX</sub>	t <sub>DH</sub>	Write Enable High to Input Transition	Min	0	ns	
	t <sub>WHEH</sub>	t <sub>CH</sub>	Write Enable High to Chip Enable High	Min	0	ns	
	t <sub>WHEL</sub> (3)		Write Enable High to Chip Enable Low	Min	25	ns	
	t <sub>WHGL</sub>		Write Enable High to Output Enable Low	Min	0	ns	
	t <sub>WHLL</sub> <sup>(3)</sup>		Write Enable High to Latch Enable Low	Min	25	ns	
	t <sub>WHWL</sub>	t <sub>WPH</sub>	Write Enable High to Write Enable Low	Min	25	ns	
	t <sub>WLWH</sub>	$t_{WP}$	Write Enable Low to Write Enable High	Min	50	ns	
sbu	t <sub>QVVPL</sub>		Output (Status Register) Valid to V <sub>PP</sub> Low	Min	0	ns	
timir	t <sub>VPHWH</sub>	t <sub>VPS</sub>	V <sub>PP</sub> High to Write Enable High	Min	200	ns	
Protection timings	t <sub>WHVPL</sub>		Write Enable High to V <sub>PP</sub> Low	Min	200	ns	

<sup>1.</sup> Sampled only, not 100% tested.

<sup>2.</sup> Meaningful only if  $\overline{L}$  is always kept Low.

<sup>3.</sup> t<sub>WHEL</sub> and t<sub>WHLL</sub> have this value when reading in the targeted bank or when reading following a Set Configuration Register command. System designers should take this into account and may insert a software No-Op instruction to delay the first read in the same bank after issuing any command and to delay the first read to any address after issuing a Set Configuration Register command. If the first read after the command is a Read Array operation in a different bank and no changes to the Configuration Register have been issued, t<sub>WHEL</sub> and t<sub>WHLL</sub> are 0 ns.




Figure 16. Write AC waveforms, Chip Enable controlled

**5**//

Table 25. Write AC characteristics, Chip Enable controlled<sup>(1)</sup>

Symbol		A.14	Alt Parameter		256JST/B	Unit
5	Symbol				85	
	t <sub>AVAV</sub>	t <sub>WC</sub>	Address Valid to Next Address Valid	Min	85	ns
	t <sub>AVEH</sub>		Address Valid to Chip Enable High	Min	50	ns
	t <sub>AVLH</sub>		Address Valid to Latch Enable High	Min	10	ns
	t <sub>DVEH</sub>	t <sub>DS</sub>	Data Valid to Chip Enable High	Min	50	ns
	t <sub>EHAX</sub>	t <sub>AH</sub>	Chip Enable High to Address Transition	Min	0	ns
gs	t <sub>EHDX</sub>	t <sub>DH</sub>	Chip Enable High to Input Transition	Min	0	ns
imi	t <sub>EHEL</sub>	t <sub>CPH</sub>	Chip Enable High to Chip Enable Low	Min	25	ns
led t	t <sub>EHGL</sub>		Chip Enable High to Output Enable Low	Min	0	ns
ntro	t <sub>EHWH</sub>	t <sub>CH</sub>	Chip Enable High to Write Enable High	Min	0	ns
ပိ	t <sub>ELKV</sub>		Chip Enable Low to Clock Valid	Min	9	ns
Chip Enable Controlled timings	t <sub>ELEH</sub>	t <sub>CP</sub>	Chip Enable Low to Chip Enable High	Min	50	ns
현	t <sub>ELLH</sub>		Chip Enable Low to Latch Enable High	Min	10	ns
ည်	t <sub>ELQV</sub>		Chip Enable Low to Output Valid	Min	85	ns
	t <sub>GHEL</sub>		Output Enable High to Chip Enable Low	Min	17	ns
	t <sub>LHAX</sub>		Latch Enable High to Address Transition	Min	9	ns
	t <sub>LLLH</sub>		Latch Enable Pulse Width	Min	10	ns
	t <sub>WHEL</sub> <sup>(2)</sup>		Write Enable High to Chip Enable Low	Min	25	ns
	t <sub>WLEL</sub>	t <sub>CS</sub>	Write Enable Low to Chip Enable Low	Min	0	ns
sbu	t <sub>EHVPL</sub>		Chip Enable High to V <sub>PP</sub> Low	Min	200	ns
timi	t <sub>QVVPL</sub>		Output (Status Register) Valid to V <sub>PP</sub> Low	Min	0	ns
Protection timings	t <sub>VPHEH</sub>	t <sub>VPS</sub>	V <sub>PP</sub> High to Chip Enable High	Min	200	ns

<sup>1.</sup> Sampled only, not 100% tested.

<sup>2.</sup> t<sub>WHEL</sub> has this value when reading in the targeted bank or when reading following a Set Configuration Register command. System designers should take this into account and may insert a software No-Op instruction to delay the first read in the same bank after issuing any command and to delay the first read to any address after issuing a Set Configuration Register command. If the first read after the command is a Read Array operation in a different bank and no changes to the Configuration Register have been issued, t<sub>WHEL</sub> is 0 ns.

W, E, G, L

tPHWL
tPHEL
tPHGL
tPLGL
tPLGL
tPLGL
tPLLL

RP

VDD, VDDQ

Power-up

Reset

Al06976

Figure 17. Reset and power-up AC waveforms

Table 26. Reset and power-up AC characteristics

Symbol	Parameter	Test condition	85	Unit	
t <sub>PLWL</sub>	Reset Low to	During program	Min	25	μs
t <sub>PLEL</sub>	Write Enable Low,	During erase	Min	25	μs
t <sub>PLGL</sub>	Chip Enable Low, Output Enable Low, Latch Enable Low	Read	Min	80	ns
t <sub>PLLL</sub>		Other conditions	Min	200	μs
t <sub>PHWL</sub> t <sub>PHEL</sub> t <sub>PHGL</sub> t <sub>PHLL</sub>	Reset High to Write Enable Low, Chip Enable Low, Output Enable Low, Latch Enable Low		Min	30	ns
t <sub>PLPH</sub> <sup>(1),(2)</sup>	RP Pulse Width		Min	50	ns
t <sub>VDHPH</sub> (3)	Supply voltages High to Reset High		Min	150	μs

<sup>1.</sup> The device Reset is possible but not guaranteed if  $t_{PLPH}$  < 50 ns.

<sup>2.</sup> Sampled only, not 100% tested.

<sup>3.</sup> It is important to assert  $\overline{\mathsf{RPr}}$  to allow proper CPU initialization during power-up or reset.

## 13 Package mechanical

To meet environmental requirements, ST offers these devices in ECOPACK® packages, which have a lead-free second-level interconnect. The category of second-level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97.

The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

E E1 D1 SE A2 A1 A1 BGA-Z23

Figure 18. TBGA64 10 x 13 mm - 8 x 8 active ball array, 1 mm pitch, bottom view package outline


Drawing is not to scale.

Table 27. TBGA64 10  $\times$  13 mm - 8  $\times$  8 active ball array, 1 mm pitch, package mechanical data

Symbol		Millimeters			Inches			
	Тур	Min	Max	Тур	Min	Max		
А			1.200			0.0472		
A1	0.300	0.200	0.350	0.0118	0.0079	0.0138		
A2	0.800			0.0315				
b		0.350	0.500		0.0138	0.0197		
D	10.000	9.900	10.100	0.3937	0.3898	0.3976		
D1	7.000	-	_	0.2756	_	_		
ddd			0.100			0.0039		
е	1.000	-	_	0.0394	_	_		
Е	13.000	12.900	13.100	0.5118	0.5079	0.5157		
E1	7.000	-	_	0.2756	_	_		
FD	1.500	-	_	0.0591	_	_		
FE	3.000	-	-	0.1181	-	_		
SD	0.500	-	-	0.0197	-	_		
SE	0.500	_	_	0.0197	_	_		

## 14 Part numbering

Table 28. Ordering information scheme



E = ECOPACK® package, standard packing

F = ECOPACK® package, tape and reel packing

T = tape and reel packing

Blank = standard packing

Devices are shipped from the factory with the memory content bits erased to '1'.

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact the ST sales office nearest to you.

## Appendix A Block address tables

The following set of equations can be used to calculate a complete set of block addresses using the information contained in Tables 29 to 34.

To calculate the block base address from the block number:

First it is necessary to calculate the bank number and the block number offset. This can be achieved using the following formulas:

```
Bank_Number = (Block_Number - 3) / 16
Block_Number_Offset = Block_Number - 3 - (Bank_Number x 16)
```

If Bank\_Number = 0, the block base address can be directly read from Tables 29 and 32 (parameter bank block addresses) in the block number offset row. Otherwise:

```
Block_Base_Address = Bank_Base_Address + Block_Base_Address_Offset
```

To calculate the bank number and the block number from the block base address:

If the address is in the range of the parameter bank, the bank number is 0 and the block number can be directly read from tables 29 and 32 (parameter bank block addresses), in the row that corresponds to the address given. Otherwise, the block number can be calculated using the formulas below:

For the top configuration (M58LT256JST):

```
Block_Number = ((NOT \text{ address}) / 2^{16}) + 3
```

For the bottom configuration (M58LT256JSB):

```
Block_Number = (address / 2^{16}) + 3
```

For both configurations the bank number and the block number offset can be calculated using the following formulas:

```
Bank_Number = (Block_Number - 3) / 16
Block Number Offset = Block Number - 3 - (Bank Number x 16)
```

Table 29. M58LT256JST - parameter bank block addresses

Block number	Size (KWords)	Address range
0	16	FFC000-FFFFFF
1	16	FF8000-FFBFFF
2	16	FF4000-FF7FFF
3	16	FF0000-FF3FFF
4	64	FE0000-FEFFFF
5	64	FD0000-FDFFFF
6	64	FC0000-FCFFFF
7	64	FB0000-FBFFFF
8	64	FA0000-FAFFFF
9	64	F90000-F9FFFF
10	64	F80000-F8FFFF
11	64	F70000-F7FFFF
12	64	F60000-F6FFFF
13	64	F50000-F5FFFF
14	64	F40000-F4FFFF
15	64	F30000-F3FFFF
16	64	F20000-F2FFFF
17	64	F10000-F1FFFF
18	64	F00000-F0FFFF

Table 30. M58LT256JST - main bank base addresses

Bank number	Block numbers	Bank base address
1	19-34	E00000
2	35-50	D00000
3	51-66	C00000
4	67-82	B00000
5	83-98	A00000
6	99-114	900000
7	115-130	800000
8	131-146	700000
9	147-162	600000
10	163-178	500000
11	179-194	400000
12	195-210	300000
13	211-226	200000
14	227-242	100000
15	243-258	000000

There are two bank regions: bank region 1 contains all the banks that are made up of main blocks only; bank region 2 contains the banks that are made up of the parameter and main blocks (Parameter Bank).

Table 31. M58LT256JST - block addresses in main banks

Block number offset	Block base address offset		
0	0F0000		
1	0E0000		
2	0D0000		
3	0C0000		
4	0B0000		
5	0A0000		
6	090000		
7	080000		
8	070000		
9	060000		
10	050000		
11	040000		
12	030000		
13	020000		
14	010000		
15	000000		

Table 32. M58LT256JSB - parameter bank block addresses

Block number	Size (KWords)	Address range
18	64	0F0000-0FFFFF
17	64	0E0000-0EFFFF
16	64	0D0000-0DFFFF
15	64	0C0000-0CFFFF
14	64	0B0000-0BFFFF
13	64	0A0000-0AFFFF
12	64	090000-09FFFF
11	64	080000-08FFFF
10	64	070000-07FFFF
9	64	060000-06FFFF
8	64	050000-05FFFF
7	64	040000-04FFFF
6	64	030000-03FFFF
5	64	020000-02FFFF
4	64	010000-01FFFF
3	16	00C000-00FFFF
2	16	008000-00BFFF
1	16	004000-007FFF
0	16	000000-003FFF

Table 33. M58LT256JSB - main bank base addresses

Bank number	Block numbers	Bank base address
15	243-258	F00000
14	227-242	E00000
13	211-226	D00000
12	195-210	C00000
11	179-194	B00000
10	163-178	A00000
9	147-162	900000
8	131-146	800000
7	115-130	700000
6	99-114	600000
5	83-98	500000
4	67-82	400000
3	51-66	300000
2	35-50	200000
1	19-34	100000

There are two bank regions: bank region 2 contains all the banks that are made up of main blocks only; bank region 1 contains the banks that are made up of the parameter and main blocks (parameter bank).

Table 34. M58LT256JSB - block addresses in main banks

Block number offset	Block base address offset
15	0F0000
14	0E0000
13	0D0000
12	0C0000
11	0B0000
10	0A0000
9	090000
8	080000
7	070000
6	060000
5	050000
4	040000
3	030000
2	020000
1	010000
0	000000

## Appendix B Common Flash interface

The CFI (common Flash interface) is a JEDEC approved, standardized data structure that can be read from the Flash memory device. It allows a system software to query the device to determine various electrical and timing parameters, density information, and functions supported by the memory. The system can interface easily with the device, enabling the software to upgrade itself when necessary.

When the Read CFI Query command is issued the device enters CFI query mode and the data structure is read from the memory. Tables 35, 36, 37, 38, 39, 40, 41, 42, 43 and 44 show the addresses used to retrieve the data. The query data is always presented on the lowest order data outputs (DQ0-DQ7), the other outputs (DQ8-DQ15) are set to 0.

The CFI data structure also contains a security area where a 64-bit unique security number is written (see *Figure 4: Protection Register memory map*). This area can only be accessed in read mode by the final user. It is impossible to change the security number after it has been written by ST. Issue a Read Array command to return to read mode.

Table 35. Query structure overview

Offset	Sub-section name	Description
000h	Reserved	Reserved for algorithm-specific information
010h	CFI query identification string	Command set ID and algorithm data offset
01Bh	System interface information	Device timing and voltage information
027h	Device geometry definition	Flash device layout
Р	Primary algorithm-specific extended query table	Additional information specific to the primary algorithm (optional)
А	Alternate algorithm-specific extended query table	Additional information specific to the alternate algorithm (optional)
080h	Security code area	Lock Protection Register Unique device number and User programmable OTP

The Flash memory display the CFI data structure when CFI Query command is issued. In this table are listed the main sub-sections detailed in Tables 36, 37, 38 and 39. Query data is always presented on the lowest order data outputs.

Table 36. CFI query identification string

Offset	Sub-section name	Description		Value
000h	0020h	Manufacturer code		ST
001h	885Eh 885Fh	Device code	M58LT256JST M58LT256JSB	Top Bottom
002h-00Fh	reserved	Reserved		
010h	0051h			"Q"
011h	0052h	Query unique ASCII String "QRY"	Query unique ASCII String "QRY"	
012h	0059h			"Y"
013h	0001h	Primary algorithm command set and control interface ID code 16-bit ID code defining a specific algorithm		
014h	0000h			
015h	offset = P = 000Ah	Address for primary algorithm extended query table		p = 10Ah
016h	0001h	(see Table 39)		p = TOATI
017h	0000h	Alternate vendor command set and control interface ID		NA
018h	0000h	code second vendor - specified algorithm supported		INA
019h	value = A = 0000h	Address for alternate algorithm extended query table		NA
01Ah	0000h	Address for alternate algorithm exte	ended query table	INA

Table 37. CFI query system interface information

Offset	Data	Description	Value
01Bh	0017h	V <sub>DD</sub> logic supply minimum program/erase or write voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 millivolts	1.7 V
01Ch	0020h	V <sub>DD</sub> logic supply maximum program/erase or write voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 millivolts	2 V
01Dh	0085h	V <sub>PP</sub> [programming] supply minimum program/erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 millivolts	8.5 V
01Eh	0095h	V <sub>PP</sub> [programming] supply maximum program/erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 millivolts	9.5 V
01Fh	0008h	Typical time-out per single byte/word program = 2 <sup>n</sup> μs	256 µs
020h	0009h	Typical time-out for Buffer Program = 2 <sup>n</sup> μs	512 µs
021h	000Ah	Typical time-out per individual block erase = 2 <sup>n</sup> ms	1 s
022h	0000h	Typical time-out for full chip erase = 2 <sup>n</sup> ms	NA
023h	0001h	Maximum time-out for word program = 2 <sup>n</sup> times typical	512 µs
024h	0001h	Maximum time-out for Buffer Program = 2 <sup>n</sup> times typical	1024 µs
025h	0002h	Maximum time-out per individual block erase = 2 <sup>n</sup> times typical	4 s
026h	0000h	Maximum time-out for chip erase = 2 <sup>n</sup> times typical	NA

Table 38. Device geometry definition

(	Offset	Data	Description	Value
027h		0019h	Device size = 2 <sup>n</sup> in number of bytes	32 Mbytes
	028h 029h	0001h 0000h	Flash device Interface code description	x 16 Async.
	02Ah 02Bh	0006h 0000h	Maximum number of bytes in multi-byte program or page = 2 <sup>n</sup>	64 Bytes
	02Ch	0002h	Number of identical sized erase block regions within the device bit 7 to $0 = x = \text{number of erase block regions}$	2
	02Dh 02Eh	00FEh 0000h	Erase block region 1 information  Number of identical-size erase blocks = 00FEh+1	255
IST	02Fh 030h	0000h 0002h	Erase block region 1 information Block size in region 1 = 0200h * 256 Byte	128 Kbytes
M58LT256JST	031h 032h	0003h 0000h	Erase block region 2 information  Number of identical-size erase blocks = 0003h+1	4
M58	033h 034h	0080h 0000h	Erase block region 2 information Block size in region 2 = 0080h * 256 byte	32 Kbytes
	035h 038h	Reserved	Reserved for future erase block region information	NA
	02Dh 02Eh	0003h 0000h	Erase block region 1 Information  Number of identical-size erase block = 0003h+1	4
ISB	02Fh 030h	0080h 0000h	Erase block region 1 information Block size in region 1 = 0080h * 256 bytes	32 Kbytes
M58LT256JSB	031h 032h	00FEh 0000h	Erase block region 2 information  Number of identical-size erase block = 00FEh+1	255
	033h 034h	0000h 0002h	Erase block region 2 information Block size in region 2 = 0200h * 256 bytes	128 Kbytes
	035h 038h	Reserved	Reserved for future erase block region information	NA

Table 39. Primary algorithm-specific extended query table

Offset	Data	Description	Value
(P)h = 10Ah	0050h		"P"
	0052h	Primary algorithm extended query table unique ASCII string "PRI"	"R"
	0049h		" "
(P+3)h =10Dh	0031h	Major version number, ASCII	"1"
(P+4)h = 10Eh	0033h	Minor version number, ASCII	"3"
(P+5)h = 10Fh	00E6h	Extended query table contents for primary algorithm. Address	
	0003h	(P+5)h contains less significant byte.	
(P+7)h = 111h (P+8)h = 112h	0000h	bit 0 Chip Erase supported(1 = Yes, 0 = No) bit 1 Erase Suspend supported(1 = Yes, 0 = No) bit 2 Program Suspend supported(1 = Yes, 0 = No) bit 3 Legacy Protect/Unprotect supported(1 = Yes, 0 = No) bit 4 Queued Erase supported(1 = Yes, 0 = No) bit 5 Instant individual block locking supported(1 = Yes, 0 = No) bit 6 Protection bits supported(1 = Yes, 0 = No) bit 7 Page mode read supported(1 = Yes, 0 = No) bit 8 Synchronous read supported(1 = Yes, 0 = No) bit 9 Simultaneous operation supported(1 = Yes, 0 = No) bit 10 to 31 Reserved; undefined bits are '0'. If bit 31 is '1' then another 31 bit field of optional features follows at the end of the bit-30 field.	No Yes Yes No No Yes Yes Yes Yes
(P+9)h = 113h	0001h	Supported Functions after Suspend Read Array, Read Status Register and CFI Query  bit 0 Program supported after Erase Suspend (1 = Yes, 0 = No) bit 7 to 1 Reserved; undefined bits are '0'	Yes
(P+A)h = 114h	0001h	Block Protect Status  Defines which bits in the Block Status Register section of the Query are implemented.	
(P+B)h = 115h	0000h	bit 0 Block protect Status Register Protect/Unprotect bit active (1 = Yes, 0 = No) bit 1 Block Protect Status Register Lock-Down bit active (1 = Yes, 0 = No) bit 15 to 2 Reserved for future use; undefined bits are '0'	Yes No
(P+C)h = 116h	0018h	V <sub>DD</sub> Logic Supply Optimum Program/Erase voltage (highest performance)  bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV	1.8 V
(P+D)h = 117h	0090h	V <sub>PP</sub> Supply Optimum Program/Erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV	9 V

Table 40. Protection register information

Offset	Data	Description	Value
(P+E)h = 118h	0002h	Number of protection register fields in JEDEC ID space. 0000h indicates that 256 fields are available.	2
(P+F)h = 119h	0080h	Protection Field 1: Protection Description	80h
(P+10)h = 11Ah	0000h	Bits 0-7 Lower byte of protection register address	00h
(P+ 11)h = 11Bh	0003h	Bits 8-15 Upper byte of protection register address  Bits 16-23 2 <sup>n</sup> bytes in factory pre-programmed region	8 Bytes
(P+12)h = 11Ch	0003h	Bits 24-31 2 <sup>n</sup> bytes in user programmable region	8 Bytes
(P+13)h = 11Dh	0089h	Protection Register 2: Protection Receiption	89h
(P+14)h = 11Eh	0000h	Protection Register 2: Protection Description  Bits 0-31 protection register address  Bits 32-39 n number of factory programmed regions (lower byte)	00h
(P+15)h = 11Fh	0000h		00h
(P+16)h = 120h	0000h		00h
(P+17)h = 121h	0000h	Bits 40-47 n number of factory programmed regions (upper byte)	0
(P+18)h = 122h	0000h	Bits 48-55 2 <sup>n</sup> bytes in factory programmable region	0
(P+19)h = 123h	0000h	Bits 56-63 n number of user programmable regions (lower byte)  Bits 64-71 n number of user programmable regions (upper byte)  Bits 72-79 2 <sup>n</sup> bytes in user programmable region	0
(P+1A)h = 124h	0010h		16
(P+1B)h = 125h	0000h		0
(P+1C)h = 126h	0004h	Dito 72-70 2 Dytes in user programmable region	16

Table 41. Burst read information

Offset	Data	Description	Value
(P+1D)h = 127h	0004h	Page-mode read capability bits 0-7 n' such that 2 <sup>n</sup> HEX value represents the number of read-page bytes. See offset 0028h for device word width to determine page-mode data output width.	16 bytes
(P+1E)h = 128h	0004h	Number of synchronous mode read configuration fields that follow.	4
(P+1F)h = 129h	0001h	Synchronous mode read capability configuration 1 bit 3-7 Reserved bit 0-2 n' such that 2 <sup>n+1</sup> HEX value represents the maximum number of continuous synchronous reads when the device is configured for its maximum word width. A value of 07h indicates that the device is capable of continuous linear bursts that will output data until the internal burst counter reaches the end of the device's burstable address space. This field's 3-bit value can be written directly to the read configuration register bit 0-2 if the device is configured for its maximum word width. See offset 0028h for word width to determine the burst data output width.	4
(P+20)h = 12Ah	0002h	Synchronous mode read capability configuration 2	8
(P-21)h = 12Bh	0003h	Synchronous mode read capability configuration 3	16
(P+22)h = 12Ch	0007h	Synchronous mode read capability configuration 4	Cont.

Table 42. Bank and erase block region information

M58LT256JS	T	M58LT256J	SB	Description
Offset	Offset Data		Data	Description
(P+23)h = 12Dh	02h	(P+23)h = 12Dh	02h	Number of bank regions within the device

- 1. The variable P is a pointer which is defined at CFI offset 015h.
- 2. Bank regions. There are two bank regions, see Tables 29 to 34.

Table 43. Bank and erase block region 1 information

M58LT256JS	ST .	M58LT256JS	В	Description.					
Offset	Data	Offset	Data	Description					
(P+24)h = 12Eh	0Fh	(P+24)h = 12Eh	01h	Number of identical banks within bank region 1					
(P+25)h = 12Fh	00h	(P+25)h = 12Fh	00h						
(P+26)h = 130h	11h	(P+26)h = 130h	11h	Number of program or erase operations allowed in bank region 1: Bits 0-3: number of simultaneous program operations Bits 4-7: number of simultaneous erase operations					
(P+27)h = 131h	00h	(P+27)h = 131h	00h	Number of program or erase operations allowed in other banks while a bank in same region is programming Bits 0-3: number of simultaneous program operations Bits 4-7: number of simultaneous erase operations					
(P+28)h = 132h	00h	(P+28)h = 132h	00h	Number of program or erase operations allowed in other banks while a bank in this region is erasing Bits 0-3: number of simultaneous program operations Bits 4-7: number of simultaneous erase operations					
(P+29)h = 133h	01h	(P+29)h = 133h	02h	Types of erase block regions in bank region 1 n = number of erase block regions with contiguous same-size erase blocks.  Symmetrically blocked banks have one blocking region <sup>(2)</sup> .					
(P+2A)h = 134h	0Fh	(P+2A)h = 134h	03h	Bank Region 1 Erase Block Type 1 Information					
(P+2B)h = 135h	00h	(P+2B)h = 135h	00h	Bits 0-15: n+1 = number of identical-sized erase blocks					
(P+2C)h = 136h	00h	(P+2C)h = 136h	80h	Bits 16-31: n×256 = number of bytes in erase					
(P+2D)h = 137h	02h	(P+2D)h = 137h	00h	block region					
(P+2E)h = 138h	64h	(P+2E)h = 138h	64h	Bank region 1 (Erase Block Type 1)					
(P+2F)h = 139h	00h	(P+2F)h = 139h	00h	Minimum block erase cycles × 1000					

Table 43. Bank and erase block region 1 information (continued)

M58LT256JS	ST	M58LT256JS	В	Description
Offset	Data	Offset	Data	Description
(P+30)h = 13Ah	02h	(P+30)h = 13Ah	02h	Bank region 1 (Erase Block type 1): bits per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Bits 5-7: reserved
(P+31)h = 13Bh	03h	(P+31)h = 13Bh	03h	Bank region 1 (Erase Block type 1): page mode and synchronous mode capabilities Bit 0: page-mode reads permitted Bit 1: synchronous reads permitted Bit 2: synchronous writes permitted Bits 3-7: reserved
		(P+32)h = 13Ch	0Eh	Bank region 1 Erase Block type 2 information
		(P+33)h = 13Dh	00h	Bits 0-15: n+1 = number of identical-sized
		(P+34)h = 13Eh	00h	erase blocks Bits 16-31: n × 256 = number of bytes in erase
		(P+35)h = 13Fh	02h	block region
		(P+36)h = 140h	64h	Bank region 1 (Erase Block type 2)
		(P+37)h = 141h	00h	Minimum block erase cycles × 1000
		(P+38)h = 142h	02h	Bank regions 1 (Erase Block Type 2): bits per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Bits 5-7: reserved
		(P+39)h = 143h	03h	Bank region 1 (Erase Block Type 2): page mode and synchronous mode capabilities Bit 0: page-mode reads permitted Bit 1: synchronous reads permitted Bit 2: synchronous writes permitted Bits 3-7: reserved

<sup>1.</sup> The variable P is a pointer which is defined at CFI offset 015h.

<sup>2.</sup> Bank regions. There are two bank regions, see Tables 29 to 34.

Although the device supports Page Read mode, this is not described in the datasheet as its use is not advantageous in a multiplexed device.

 Table 44.
 Bank and erase block region 2 information

M58LT256J\$	ST	M58LT256JS	В	Decarintion
Offset	Data	Offset	Data	Description
(P+32)h = 13Ch	01h	(P+3A)h = 144h	0Fh	Number of identical banks within bank region 2
(P+33)h = 13Dh	00h	(P+3B)h = 145h	00h	Trumber of Identical banks within bank region 2
(P+34)h = 13Eh	11h	(P+3C)h = 146h	11h	Number of program or erase operations allowed in bank region 2: Bits 0-3: number of simultaneous program operations Bits 4-7: number of simultaneous erase operations
(P+35)h = 13Fh	00h	(P+3D)h = 147h	00h	Number of program or erase operations allowed in other banks while a bank in this region is programming Bits 0-3: number of simultaneous program operations Bits 4-7: number of simultaneous erase operations
(P+36)h = 140h	00h	(P+3E)h = 148h	00h	Number of program or erase operations allowed in other banks while a bank in this region is erasing Bits 0-3: number of simultaneous program operations Bits 4-7: number of simultaneous erase operations
(P+37)h = 141h	02h	(P+3F)h = 149h	01h	Types of erase block regions in bank region 2 n = number of erase block regions with contiguous same-size erase blocks.  Symmetrically blocked banks have one blocking region. (2)
(P+38)h = 142h	0Eh	(P+40)h = 14Ah	0Fh	Bank region 2 Erase Block type 1 information
(P+39)h = 143h	00h	(P+41)h = 14Bh	00h	Bits 0-15: n+1 = number of identical-sized erase blocks
(P+3A)h = 144h	00h	(P+42)h = 14Ch	00h	Bits 16-31: n × 256 = number of bytes in erase
(P+3B)h = 145h	02h	(P+43)h = 14Dh	02h	block region
(P+3C)h = 146h	64h	(P+44)h = 14Eh	64h	Bank region 2 (Erase Block type 1)
(P+3D)h = 147h	00h	(P+45)h = 14Fh	00h	Minimum block erase cycles × 1000
(P+3E)h = 148h	02h	(P+46)h = 150h	02h	Bank region 2 (Erase Block type 1): bits per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Bits 5-7: reserved
(P+3F)h = 149h 03h		(P+47)h = 151h	03h	Bank region 2 (Erase Block type 1): page mode and synchronous mode capabilities (defined in <i>Table 41</i> ) Bit 0: page-mode reads permitted Bit 1: synchronous reads permitted Bit 2: synchronous writes permitted Bits 3-7: reserved

Table 44. Bank and erase block region 2 information (continued)

M58LT256J	ST .	M58LT256JS	В	Description
Offset	Data	Offset	Data	Description
(P+40)h = 14Ah	03h			Bank region 2 Erase Block type 2 information
(P+41)h = 14Bh	00h			Bits 0-15: n+1 = number of identical-sized erase blocks
(P+42)h = 14Ch	80h			Bits 16-31: n × 256 = number of bytes in erase
(P+43)h = 14Dh	00h			block region
(P+44)h = 14Eh	64h			Bank region 2 (Erase Block type 2)
(P+45)h = 14Fh	00h			Minimum block erase cycles × 1000
(P+46)h = 150h	02h			Bank region 2 (Erase Block Type 2): bits per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Bits 5-7: reserved
(P+47)h = 151h	03h			Bank region 2 (Erase Block type 2): page mode and synchronous mode capabilities (defined in <i>Table 41</i> ) Bit 0: page-mode reads permitted Bit 1: synchronous reads permitted Bit 2: synchronous writes permitted Bits 3-7: reserved
(P+48)h = 152h		(P+48)h = 152h		Feature space definitions
(P+49)h = 153h		(P+43)h = 153h		Reserved


<sup>1.</sup> The variable P is a pointer which is defined at CFI offset 015h.

<sup>2.</sup> Bank regions. There are two bank regions, see Tables 29 to 34.

<sup>3.</sup> Although the device supports Page Read mode, this is not described in the datasheet as its use is not advantageous in a multiplexed device.


## Appendix C Flowcharts and pseudocodes

Figure 19. Program flowchart and pseudocode




- Status check of SR1 (Protected Block), SR3 (V<sub>PP</sub> Invalid) and SR4 (Program Error) can be made after each program operation or after a sequence.
- 2. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.
- 3. Any address within the bank can equally be used.

Figure 20. Blank check flowchart and pseudocode




- 1. Any address within the bank can equally be used.
- 2. If an error is found, the Status Register must be cleared before further Program/Erase operations.

Figure 21. Buffer program flowchart and pseudocode




- 1. n + 1 is the number of data being programmed.
- 2. Next Program data is an element belonging to buffer\_Program[].data; Next Program address is an element belonging to buffer\_Program[].address
- 3. Routine for Error Check by reading SR3, SR4 and SR1.

Figure 22. Program suspend and resume flowchart and pseudocode




1. The Read Status Register command (Write 70h) can be issued just before or just after the Program Resume command.

Figure 23. Block erase flowchart and pseudocode



- 1. If an error is found, the Status Register must be cleared before further Program/Erase operations.
- 2. Any address within the bank can equally be used.

Figure 24. Erase suspend and resume flowchart and pseudocode




1. The Read Status Register command (Write 70h) can be issued just before or just after the Erase Resume command.

Start protect\_operation\_command (address, protect\_operation) { Write 60h (1) writeToFlash (address, 0x60); /\*configuration setup\*/ /\* see note (1) \*/ if (protect\_operation==PROTECT) /\*to protect the block\*/ writeToFlash (address, 0x01); else if (protect\_operation==UNPROTECT) /\*to unprotect the block\*/ Write 01h, D0h writeToFlash (address, 0xD0); Write 90h (1) writeToFlash (address, 0x90); /\*see note (1) \*/ Read Block Protect State if (readFlash (address) ! = protection\_state\_expected) NO error\_handler(); rotection change confirmed? /\*Check the protection state (see Read Block Signature table )\*/ YES writeToFlash (address, 0xFF); /\*Reset to Read Array mode\*/ Write FFh (1) /\*see note (1) \*/ End AI12895

Figure 25. Protect/unprotect operation flowchart and pseudocode

1. Any address within the bank can equally be used.

Figure 26. Protection Register program flowchart and pseudocode



- Status check of SR1 (Protected Block), SR3 (V<sub>PP</sub> Invalid) and SR4 (Program Error) can be made after each program operation or after a sequence.
- 2. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.
- 3. Any address within the bank can equally be used.

SETUP PHASE Buffer\_Enhanced\_Factory\_Program\_Command Start (start\_address, DataFlow[]) { Write 80h to Address WA1 writeToFlash (start\_address, 0x80); Write D0h to Address WA1 writeToFlash (start\_address, 0xD0); do { Read Status do { Register status\_register = readFlash (start\_address); NO SR7 = 0 if (status\_register.SR4==1) { /\*error\*/ if (status\_register.SR3==1) error\_handler ( ) ;/\*Vpp error \*/
if (status\_register.SR1==1) error\_handler ( ) ;/\* Protected Block \*/ YES NO PROGRAM AND SR4 = Initialize count while (status\_register.SR7==1) VERIFY PHASE x=0; /\* initialize count \*/ do { Write PDX Read Status Register writeToFlash (start\_address, DataFlow[x]); Address WA1 SR3 and SR1for errors Exit Increment Count X++; X = X + 1NO X = 32}while (x<32) YES do { Read Status Register status\_register = readFlash (start\_address); NO SR0 = 0}while (status\_register.SR0==1) YES NO Last data } while (not last data) YES Write FFFFh to Address = NOT WA1 writeToFlash (another\_block\_address, FFFFh) **EXIT PHASE** Read Status do { Register status\_register = readFlash (start\_address) NO SR7 = 1}while (status\_register.SR7==0) YES Full Status Register Check full\_status\_register\_check(); End AI12898 }

Figure 27. Buffer enhanced factory program flowchart and pseudocode

# Appendix D Command interface state tables

Table 45. Command interface states - modify table, next state<sup>(1)</sup>

Table 4			Command Input											
				Г		ī	Com	mana input	ı	T	Г	Г	1	
Current	CI State	Read Array <sup>(2)</sup> (FFh)	Program Setup <sup>(3)(4)</sup> (10/40h)	Buffer Program (3)(4) (E8h)	Block Erase, Setup <sup>(3)(4)</sup> (20h)	BEFP Setup (80h)	Blank Check setup (BCh)	Erase Confirm P/E Resume, Block Unprotect confirm, BEFP Confirm <sup>(3)(4)</sup> (D0h)	Blank Check confirm (CBh)	Buffer Program, Program/ Erase Suspend (B0h)	Read Status Register (70h)	Clear Status Register (5) (50h)	Read Electronic Signature , Read CFI Query (90h, 98h)	
Rea	ady	Ready	Program Setup	BP Setup	Erase Setup	BEFP Setup	Blank Check setup			Read	у			
Protect/0	CR Setup		R	eady (Pro	tect Error)			Ready (unprotect block)		Read	y (Protect	Error)		
	Setup						0	TP Busy						
ОТР	Busy	OTP Busy	IS in OTP Busy	OTP busy	IS in OTF	Busy			(	OTP Busy				
	IS in OTP busy	OTP Busy												
	Setup						Pro	gram Busy						
	Busy	Program Busy	IS in Program Busy	Program Busy	IS in Pro Bus			Program Busy Program Suspend				Program Busy		
Program	IS in Program Busy	Program Busy												
	Suspend	PS	IS in PS	PS	IS in Pro Suspe		PS	Program Busy Program Suspend						
	IS in PS						Progr	am Suspend						
	Setup				Buffe	er Progra	am Load 1	(give word cou	int load (N	N-1));				
	Buffer Load 1		if	N=0 go to	Buffer Prog	ıram Cor	nfirm. Else	(N ≠ 0) go to B	Suffer Pro	gram Load 2	2 (data loa	d)		
	Buffer Load 2		(note					count =0; Else I any block addre				ress)		
Buffer	Confirm			Ready (	error)			BP Busy		R	Ready (erro	or)		
Program	Busy	BP Busy	IS in BP Busy	BP Busy	IS in BP	Busy		BP Busy		BP Suspend	Buffe	er Progran	n Busy	
	IS in BP Busy						Buffer	Program Busy						
	Suspend	BP Suspend	IS in BP Suspend	BP Suspend	IS in BP S	uspend	BP Suspend	BP busy Buffer Program Suspend						
	IS in BP Suspend		Buffer Program Suspend											

Table 45. Command interface states - modify table, next state<sup>(1)</sup> (continued)

Table 4	0. 0	Omma	iiu iiitei	iace si	.ates - 11	ilouity		, next state	<del>,</del>	minueu	')		
						1	Com	mand Input	1				
Current	CI State	Read Array <sup>(2)</sup> (FFh)	Program Setup <sup>(3)(4)</sup> (10/40h)	Buffer Program <sup>(3)(4)</sup> (E8h)	Block Erase, Setup <sup>(3)(4)</sup> (20h)	BEFP Setup (80h)	Blank Check setup (BCh)	Erase Confirm P/E Resume, Block Unprotect confirm, BEFP Confirm <sup>(3)(4)</sup> (D0h)	Blank Check confirm (CBh)	Buffer Program, Program/ Erase Suspend (B0h)	Read Status Register (70h)	Clear Status Register (5)	Read Electronic Signature , Read CFI Query (90h, 98h)
	Setup			Ready (	error)			Erase Busy		R	eady (erro	or)	
	Busy Erase Busy IS in Erase Busy IS in Erase Busy							Erase Busy		Erase Suspend		Erase Bus	sy
Erase	IS in Erase Busy						Er	ase Busy					
	Suspend	Erase Suspend	pend in ES BP in ES Suspend ES Erase Busy Erase Suspend										
	IS in ES		Erase Suspend										
	Setup		Program Busy in Erase Suspend										
Program	Busy	Program Busy in ES	Busy in Busy in Busy in Busy in Busy in Busy in ES Program Busy in ES Program Busy in ES Program Busy in ES										
Program in Erase Suspend	IS in Program busy in ES			Program busy in Erase Suspend									
	Suspend	PS in ES	IS in PS in ES	PS in ES	IS in Pro Suspend	gram in ES	PS in ES	Program Busy in ES	Program Suspend in Erase Suspend			end	
	IS in PS in ES					Prog	ram Susp	end in Erase Su	spend				
	Setup	Buffer P	rogram Loa	d 1 in Eras	se Suspend	(give w		load (N-1)); if Na Program Load 2	=0 go to I	Buffer Progr	am confiri	m. Else (N	≠ 0) go to
	Buffer Load 1				Buffe	er Progra	am Load 2	in Erase Suspe	end (data	load)			
	Buffer Load 2	Buffer Pro	ogram Conf					lse Buffer Progr ddress is differe				note: Buff	er Program
	Confirm		Erase S	Suspend (s	sequence e	rror)		BP Busy in ES		Erase Susp	pend (seq	uence erro	or)
Buffer Program in Erase	Busy	BP Busy in ES BP								usy in ES			
Suspend	IS in BP busy in ES					Buffer	Program	Busy in Erase S	Suspend				
	Suspend	BP Suspend in ES	IS in BP Suspend in ES	BP Suspend in ES	IS in BP S in Erase S		BP Suspend in ES	BP Busy in Erase Suspend	Buffe	er Program	Suspend i	n Erase S	uspend
	IS in BP Suspend in ES		BP Suspend in Erase Suspend										

Table 45. Command interface states - modify table, next state<sup>(1)</sup> (continued)

							Com	mand Input	•		<u>-                                      </u>		
Current CI State		Read Array <sup>(2)</sup> (FFh)	Program Setup <sup>(3)(4)</sup> (10/40h)	Buffer Program (3)(4) (E8h)	Block Erase, Setup <sup>(3)(4)</sup> (20h)	BEFP Setup (80h)	Blank Check setup (BCh)	Erase Confirm P/E Resume, Block Unprotect confirm, BEFP Confirm <sup>(3)(4)</sup> (D0h)	Blank Check confirm (CBh)		Read Status Register (70h)	Register	Read Electronic Signature , Read CFI Query (90h, 98h)
Blank Check	Setup				Ready (erro	or)			Blank Check busy		Ready	(error)	
	Busy						Blank	Check busy					
Protect/C in Erase	CR Setup Suspend	Erase Suspend (Protect Error)						Erase Suspend		Erase Suspend (Protect Error)			)
Buffer	Setup			Ready (	error)		BEFP Busy	Ready (error)					
EFP	Busy						BE	FP Busy <sup>(6)</sup>					

- CI = Command Interface, CR = Configuration register, BEFP = Buffer Enhanced Factory program, P/E C = Program/Erase controller, IS = Illegal State, BP = Buffer Program, ES = Erase Suspend.
- 2. At Power-up, all banks are in. Issuing a Read Array command to a busy bank, results in undetermined data output.
- 3. The two cycle command should be issued to the same bank address.
- 4. If the P/E C is active, both cycles are ignored.
- 5. The Clear Status Register command clears the SR error bits except when the P/E C. is busy or suspended.
- 6. BEFP is allowed only when Status Register bit SR0 is reset to '0'. BEFP is busy if Block Address is first BEFP Address. Any other commands are treated as data.

Table 46. Command Interface states - modify table, next output state<sup>(1) (2)</sup>

lable 40. Co							Command Input					
Current CI State	Read Array (3) (FFh)	Program Setup <sup>(4)</sup> (5) (10/40h)	Buffer Program (E8h)	Block Erase, Setup <sup>(4)</sup> (5) (20h)	BEFP Setup (80h)	Blank Check setup (BCh)	Erase Confirm P/E Resume, Block Unprotect confirm, BEFP Confirm <sup>(4)(5)</sup> (D0h)	Blank Check confirm (CBh)	Program/ Erase Suspend (B0h)	Read Status Register (70h)	Clear Status Register (50h)	Read Electronic signature, Read CFI Query (90h, 98h)
Program Setup												
Erase Setup												
OTP Setup												
Program Setup in Erase Suspend												
BEFP Setup												
BEFP Busy												
Buffer Program Setup												
Buffer Program Load 1												
Buffer Program Load 2												
Buffer Program Confirm						;	Status Register					
Buffer Program Setup in Erase Suspend												
Buffer Program Load 1 in Erase Suspend												
Buffer Program Load 2 in Erase Suspend												
Buffer Program Confirm in Erase Suspend												
Blank Check setup												
Protect/CR Setup												
Protect/CR Setup in Erase Suspend												

Table 46. Command Interface states - modify table, next output state<sup>(1)</sup> (continued)

14510 40. 00		Command Input										
Current CI State	Read Array (3) (FFh)	Program Setup <sup>(4)</sup> (5) (10/40h)	Buffer Program (E8h)	Block Erase, Setup <sup>(4)</sup> (5)	BEFP Setup (80h)	Blank Check setup (BCh)	Erase Confirm P/E Resume, Block Unprotect confirm, BEFP Confirm <sup>(4)(5)</sup> (D0h)		Program/ Erase Suspend (B0h)	Read Status Register (70h)	Clear Status Register (50h)	Read Electronic signature, Read CFI Query (90h, 98h)
OTP Busy												Status Register
Ready												
Program Busy												
Erase Busy												
Buffer Program Busy												
Program/Erase Suspend												
Buffer Program Suspend	Array		Statu	s Registe	r		Output Unchanged			Status Register	Output Unchang ed	Electronic
Program Busy in Erase Suspend												Signature/ CFI
Buffer Program Busy in Erase Suspend												
Program Suspend in Erase Suspend												
Buffer Program Suspend in Erase Suspend												
Blank Check busy												
Illegal State		Output Unchanged										

The output state shows the type of data that appears at the outputs if the bank address is the same as the command address. A bank can be placed in Read Array, Read Status Register, Read Electronic Signature or Read CFI mode, depending on the command issued. Each bank remains in its last output state until a new command is issued to that bank. The next state does not depend on the bank output state.

5. If the P/EC is active, both cycles are ignored.

<sup>2.</sup> CI = Command Interface, CR = Configuration Register, BEFP = Buffer Enhanced Factory Program, P/E. C. = Program/Erase Controller.

<sup>3.</sup> At Power-up, all banks are in read array mode. Issuing a Read Array command to a busy bank, results in undetermined data output.

<sup>4.</sup> The two cycle command should be issued to the same bank address.

Table 47. Command interface states - lock table, next state<sup>(1)</sup>

					Command Inp	ut					
Curr	ent CI State	Protect/CR Setup <sup>(2)</sup> (60h)	OTP Setup <sup>(2)</sup> (C0h)	Block Protect Confirm (01h)	Set CR Confirm (03h)	Block Address (WA0) <sup>(3)</sup> (XXXXh)	Illegal Command <sup>(4)</sup>	P/E C operation completed <sup>(5)</sup>			
	Ready	Protect/CR Setup	OTP Setup		N/A						
Prote	ct/CR Setup	Ready (Protec	t error)	Rea	N/A						
	Setup			ОТР	Busy			N/A			
ОТР	Busy	IS in OTP B	usy		0	TP Busy		Ready			
	IS in OTP busy			ОТР	Busy			IS Ready			
	Setup			Progra	m Busy			N/A			
	Busy	IS in Program Busy Program Busy									
Program	IS in Program busy	Program busy									
	Suspend	IS in PS	IS in PS Program Suspend								
	IS in PS		Program Suspend								
	Setup	Buffer Program Load 1 (give word count load (N-1));									
	Buffer Load 1	В	uffer Program	Load 2 <sup>(6)</sup>		Exit	see note (6)	N/A			
	Buffer Load 2	Buffer Program Confirm when count =0; Else Buffer Program Load 2 (note: Buffer Program will fail at this point if any block address is different from the first address)									
D#	Confirm	Ready (error)									
Buffer Program	Busy	IS in BP Bu	ısy		Buffer F	Program Busy		Ready			
	IS in Buffer Program busy			Buffer Pro	gram Busy			IS Ready			
	Suspend	IS in BP Sus	pend		Buffer Pro	ogram Suspend					
	IS in BP Suspend		Buffer Program Suspend								
	Setup			Ready	(error)			N/A			
	Busy	IS in Erase E	Busy		Ready						
Erase	IS in Erase busy			Erase	Busy			IS ready			
	Suspend	Protect/CR Setup in ES									
	IS in ES	ES Erase Suspend									

Table 47. Command interface states - lock table, next state<sup>(1)</sup> (continued)

Current CI State		Command Input								
		Protect/CR Setup <sup>(2)</sup> (60h)	OTP Setup <sup>(2)</sup> (C0h)	Block Protect Confirm (01h)	Set CR Confirm (03h)	Block Address (WA0) <sup>(3)</sup> (XXXXh)	Illegal Command <sup>(4)</sup>	P/E C operation completed <sup>(5)</sup>		
Program in Erase Suspend	Setup	Program Busy in Erase Suspend								
	Busy	IS in Program bu	sy in ES		Program Bus	y in Erase Suspen	d	ES		
	IS in Program busy in ES	Program Busy in Erase Suspend								
	Suspend	IS in PS in ES	S Program Suspend in Erase Suspend							
	IS in PS in ES	Program Suspend in Erase Suspend								
	Setup	Buffer Program Load 1 in Erase Suspend (give word count load (N-1))								
	Buffer Load 1	Buffer Program Load 2 in Erase Suspend <sup>(7)</sup> Exit see note <sup>(7)</sup>								
Buffer Program in Erase Suspend	Buffer Load 2	Buffer Program Confirm in Erase Suspend when count =0; Else Buffer Program Load 2 in Erase Suspend (note: Buffer Program will fail at this point if any block address is different from the first address)								
	Confirm	Erase Suspend (sequence error)								
	Busy	IS in BP busy	in ES	В	ES					
	IS in BP busy in ES	BP busy in ES								
	Suspend	IS in BP suspen	id in ES	Buf						
	IS in BP Suspend in ES	Buffer Program Suspend in Erase Suspend								
Blank Check	Setup	Ready (error)						N/A		
	Blank Check busy	Blank Check busy						Ready		
Protect/CR Setup in ES		Erase Suspend (Protect error) Erase Suspend Erase Suspend (Protect error)								
BEFP	Setup	Ready (error)						N/A		
	Busy		BEFP Bu	ısy <sup>(8)</sup>		Exit	BEFP Busy <sup>(8)</sup>	N/A		

CI = Command Interface, CR = Configuration register, BEFP = Buffer Enhanced Factory program, P/E C = Program/Erase controller, IS = Illegal State, BP = Buffer program, ES = Erase suspend, WA0 = Address in a block different from first BEFP address.

- 2. If the P/E C is active, both cycle are ignored.
- 3. BEFP Exit when Block Address is different from first Block Address and data are FFFFh.
- 4. Illegal commands are those not defined in the command set.
- 5. N/A: not available. In this case the state remains unchanged.
- 6. If N=0 go to Buffer Program Confirm. Else (not =0) go to Buffer Program Load 2 (data load)
- 7. If N=0 go to Buffer Program Confirm in Erase suspend. Else (not =0) go to Buffer Program Load 2 in Erase suspend.
- 8. BEFP is allowed only when Status Register bit SR0 is set to '0'. BEFP is busy if Block Address is first BEFP Address. Any other commands are treated as data.

Table 48. Command interface states - lock table, next output state (1) (2)

	Command Input									
Current CI State	Protect/CR Setup <sup>(3)</sup> (6 0h)	Blank Check setup (BCh)	OTP Setup <sup>(3)</sup> (C0h)	Blank Check confirm (CBh)	Block Protect Confirm (01h)	Set CR Confirm (03h)	BEFP Exit <sup>(4)</sup> (FFFFh)	Illegal Command (5)	P. E./C. Operation Completed	
Program Setup										
Erase Setup										
OTP Setup										
Program in Erase Suspend										
BEFP Setup										
BEFP Busy										
Buffer Program Setup										
Buffer Program Load 1										
Buffer Program Load 2				Status Reg	jister					
Buffer Program Confirm									Output Unchanged	
Buffer Program Setup in Erase Suspend										
Buffer Program Load 1 in Erase Suspend										
Buffer Program Load 2 in Erase Suspend										
Buffer Program Confirm in Erase Suspend										
Blank Check setup										
Protect/CR Setup		04	estus Do!-	40-		Array	Ctat	Dogiotor		
Protect/CR Setup in Erase Suspend		Status Register					Status	Register		

Table 48. Command interface states - lock table, next output state (continued)<sup>(1)</sup> (2)

	Command Input									
Current CI State	Protect/CR Setup <sup>(3)</sup> (6 0h)	Blank Check setup (BCh)	OTP Setup <sup>(3)</sup> (C0h)	Blank Check confirm (CBh)	Block Protect Confirm (01h)	Set CR Confirm (03h)	BEFP Exit <sup>(4)</sup> (FFFFh)	Illegal Command (5)	P. E./C. Operation Completed	
OTP Busy										
Ready										
Program Busy										
Erase Busy										
Buffer Program Busy										
Program/Erase Suspend										
Buffer Program Suspend	Status Register			Output Unchanged Arra		Array	Output Unchanged			
Program Busy in Erase Suspend										
Buffer Program Busy in Erase Suspend										
Program Suspend in Erase Suspend										
Buffer Program Suspend in Erase Suspend										
Blank Check busy										
Illegal State				Outpu	t Unchanged	1				

The output state shows the type of data that appears at the outputs if the bank address is the same as the command address. A bank can be placed in Read Array, Read Status Register, Read Electronic Signature or Read CFI mode, depending on the command issued. Each bank remains in its last output state until a new command is issued to that bank. The next state does not depend on the bank's output state.

- 3. If the P/EC is active, both cycles are ignored.
- 4. BEFP Exit when Block Address is different from first Block Address and data are FFFFh.
- 5. Illegal commands are those not defined in the command set.

<sup>2.</sup> CI = Command Interface, CR = Configuration Register, BEFP = Buffer Enhanced Factory Program, P/E. C. = Program/Erase Controller.

## 15 Revision history

Table 49. Document revision history

Date	Revision	Changes
18-Jul-2006	0.1	Initial release.
31-Oct-2006	0.2	Description of CR2-CR0 011 value modified in <i>Table 11:</i> Configuration Register and Note 2 added.  Table 12: Burst type definition modified.  Timings modified in <i>Table 16: Program/erase times and endurance cycles</i> ,.  V <sub>IO</sub> max and V <sub>DDQ</sub> max modified in <i>Table 17: Absolute maximum ratings</i> .  Values changed in <i>Table 20: DC characteristics - currents</i> .  V <sub>PP1</sub> modified in <i>Table 21: DC characteristics - voltages</i> .  Figure 24: Erase suspend and resume flowchart and pseudocode modified.  Appendix D: Command interface state tables modified.
18-Dec-2006	0.3	Document status promoted from Target Specification to Preliminary Data. Small text changes. Wait (WAIT) signal behavior in relation to Output Enable modified. Section 5.4: Program status bit (SR4) and Section 6.9: Burst length bits (CR2-CR0) modified.  Device architecture corrected (see Table 2: Bank architecture, Figure 3: Memory map and Appendix A: Block address tables).  IDD1 and IDD6 parameter values updated in Table 20: DC characteristics - currents. Figure 13: Synchronous burst read suspend AC waveforms modified. tpLWL, tpLEL, tpLGL and tpLLL values modified under Other conditions (see Table 26: Reset and power-up AC characteristics). teLTV timing removed from Figure 11: Synchronous burst read AC waveforms and Table 23: Synchronous burst read suspend AC waveforms and Table 23: Synchronous read AC characteristics. teltv timing modified in Table 22: Asynchronous read AC characteristics.
23-Feb-2007	1	Block Lock Down confirm (2Fh) removed from <i>Table 47: Command</i> interface states - lock table, next state and <i>Table 48: Command</i> interface states - lock table, next output state. Small text changes.
27-Jun-2007	2	Document status promoted from Preliminary Data to full Datasheet.  Section 7.2: Synchronous burst read mode modified.  16 word boundary (wrap) feature removed from the document.  Two packing options added in Table 28: Ordering information scheme.  Small text changes.
01-Oct-2007	3	Changed deassertion condition in <i>Section 7.2: Synchronous burst</i> read mode to state that WAIT is only de-asserted when output data is valid. Changed T <sub>A</sub> and T <sub>BIAS</sub> minimum values in <i>Table 17:</i> Absolute maximum ratings from -25 to -40.

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com